OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [fr30/] [orb.cgs] - Blame information for rev 842

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
# fr30 testcase for orb $Rj,$Ri, orb $Rj,@$Ri
2
# mach(): fr30
3
 
4
        .include "testutils.inc"
5
 
6
        START
7
 
8
        .text
9
        .global orb
10
orb:
11
        ; Test orb $Rj,@$Ri
12
        mvi_h_gr        0xaaaaaaaa,r7
13
        mvi_h_mem       0x55555555,sp
14
        set_cc          0x07            ; Set mask opposite of expected
15
        orb             r7,@sp
16
        test_cc         1 0 1 1
17
        test_h_mem      0xff555555,sp
18
 
19
        mvi_h_gr        0xffffff00,r7
20
        mvi_h_mem       0x00ffffff,sp
21
        set_cc          0x08            ; Set mask opposite of expected
22
        orb             r7,@sp
23
        test_cc         0 1 0 0
24
        test_h_mem      0x00ffffff,sp
25
 
26
        mvi_h_gr        0x000000d0,r7
27
        mvi_h_mem       0x0eadbeef,sp
28
        set_cc          0x05            ; Set mask opposite of expected
29
        orb             r7,@sp
30
        test_cc         1 0 0 1
31
        test_h_mem      0xdeadbeef,sp
32
 
33
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.