OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [frv/] [csth.cgs] - Blame information for rev 842

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
# frv testcase for csth $GRk,@($GRi,$GRj),$CCi,$cond
2
# mach: all
3
 
4
        .include "testutils.inc"
5
 
6
        start
7
 
8
        .global csth
9
csth:
10
        set_spr_immed   0x1b1b,cccr
11
 
12
        set_mem_limmed  0xdead,0xbeef,sp
13
        set_gr_immed    0,gr7
14
        set_gr_limmed   0xffff,0xffff,gr8
15
        csth            gr8,@(sp,gr7),cc0,1
16
        test_mem_limmed 0xffff,0xbeef,sp
17
 
18
        set_gr_immed    2,gr7
19
        set_gr_limmed   0xffff,0xeeee,gr8
20
        csth            gr8,@(sp,gr7),cc0,1
21
        test_mem_limmed 0xffff,0xeeee,sp
22
 
23
        inc_gr_immed    4,sp
24
        set_gr_immed    -2,gr7
25
        set_gr_limmed   0xffff,0xdddd,gr8
26
        csth            gr8,@(sp,gr7),cc4,1
27
        inc_gr_immed    -4,sp
28
        test_mem_limmed 0xffff,0xdddd,sp
29
 
30
        set_mem_limmed  0xdead,0xbeef,sp
31
        set_gr_immed    0,gr7
32
        set_gr_limmed   0xffff,0xffff,gr8
33
        csth            gr8,@(sp,gr7),cc0,0
34
        test_mem_limmed 0xdead,0xbeef,sp
35
 
36
        set_gr_immed    2,gr7
37
        set_gr_limmed   0xffff,0xeeee,gr8
38
        csth            gr8,@(sp,gr7),cc0,0
39
        test_mem_limmed 0xdead,0xbeef,sp
40
 
41
        inc_gr_immed    4,sp
42
        set_gr_immed    -2,gr7
43
        set_gr_limmed   0xffff,0xdddd,gr8
44
        csth            gr8,@(sp,gr7),cc4,0
45
        inc_gr_immed    -4,sp
46
        test_mem_limmed 0xdead,0xbeef,sp
47
 
48
        set_mem_limmed  0xdead,0xbeef,sp
49
        set_gr_immed    0,gr7
50
        set_gr_limmed   0xffff,0xffff,gr8
51
        csth            gr8,@(sp,gr7),cc1,0
52
        test_mem_limmed 0xffff,0xbeef,sp
53
 
54
        set_gr_immed    2,gr7
55
        set_gr_limmed   0xffff,0xeeee,gr8
56
        csth            gr8,@(sp,gr7),cc1,0
57
        test_mem_limmed 0xffff,0xeeee,sp
58
 
59
        inc_gr_immed    4,sp
60
        set_gr_immed    -2,gr7
61
        set_gr_limmed   0xffff,0xdddd,gr8
62
        csth            gr8,@(sp,gr7),cc5,0
63
        inc_gr_immed    -4,sp
64
        test_mem_limmed 0xffff,0xdddd,sp
65
 
66
        set_mem_limmed  0xdead,0xbeef,sp
67
        set_gr_immed    0,gr7
68
        set_gr_limmed   0xffff,0xffff,gr8
69
        csth            gr8,@(sp,gr7),cc1,1
70
        test_mem_limmed 0xdead,0xbeef,sp
71
 
72
        set_gr_immed    2,gr7
73
        set_gr_limmed   0xffff,0xeeee,gr8
74
        csth            gr8,@(sp,gr7),cc1,1
75
        test_mem_limmed 0xdead,0xbeef,sp
76
 
77
        inc_gr_immed    4,sp
78
        set_gr_immed    -2,gr7
79
        set_gr_limmed   0xffff,0xdddd,gr8
80
        csth            gr8,@(sp,gr7),cc5,1
81
        inc_gr_immed    -4,sp
82
        test_mem_limmed 0xdead,0xbeef,sp
83
 
84
        set_mem_limmed  0xdead,0xbeef,sp
85
        set_gr_immed    0,gr7
86
        set_gr_limmed   0xffff,0xffff,gr8
87
        csth            gr8,@(sp,gr7),cc2,0
88
        test_mem_limmed 0xdead,0xbeef,sp
89
 
90
        set_gr_immed    2,gr7
91
        set_gr_limmed   0xffff,0xeeee,gr8
92
        csth            gr8,@(sp,gr7),cc2,1
93
        test_mem_limmed 0xdead,0xbeef,sp
94
 
95
        inc_gr_immed    4,sp
96
        set_gr_immed    -2,gr7
97
        set_gr_limmed   0xffff,0xdddd,gr8
98
        csth            gr8,@(sp,gr7),cc6,0
99
        inc_gr_immed    -4,sp
100
        test_mem_limmed 0xdead,0xbeef,sp
101
 
102
        set_mem_limmed  0xdead,0xbeef,sp
103
        set_gr_immed    0,gr7
104
        set_gr_limmed   0xffff,0xffff,gr8
105
        csth            gr8,@(sp,gr7),cc3,1
106
        test_mem_limmed 0xdead,0xbeef,sp
107
 
108
        set_gr_immed    2,gr7
109
        set_gr_limmed   0xffff,0xeeee,gr8
110
        csth            gr8,@(sp,gr7),cc3,0
111
        test_mem_limmed 0xdead,0xbeef,sp
112
 
113
        inc_gr_immed    4,sp
114
        set_gr_immed    -2,gr7
115
        set_gr_limmed   0xffff,0xdddd,gr8
116
        csth            gr8,@(sp,gr7),cc7,1
117
        inc_gr_immed    -4,sp
118
        test_mem_limmed 0xdead,0xbeef,sp
119
 
120
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.