OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [frv/] [fbu.cgs] - Blame information for rev 834

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
# frv testcase for fbu $FCCi,$hint,$label16
2
# mach: all
3
 
4
        .include "testutils.inc"
5
 
6
        start
7
 
8
        .global fbu
9
fbu:
10
        set_fcc         0x0 0
11
        fbu             fcc0,0,bad
12
        set_fcc         0x1 1
13
        fbu             fcc1,1,ok2
14
        fail
15
ok2:
16
        set_fcc         0x2 2
17
        fbu             fcc2,2,bad
18
        set_fcc         0x3 3
19
        fbu             fcc3,3,ok4
20
        fail
21
ok4:
22
        set_fcc         0x4 0
23
        fbu             fcc0,0,bad
24
        set_fcc         0x5 1
25
        fbu             fcc1,1,ok6
26
        fail
27
ok6:
28
        set_fcc         0x6 2
29
        fbu             fcc2,2,bad
30
        set_fcc         0x7 3
31
        fbu             fcc3,3,ok8
32
        fail
33
ok8:
34
        set_fcc         0x8 0
35
        fbu             fcc0,0,bad
36
        set_fcc         0x9 1
37
        fbu             fcc1,1,oka
38
        fail
39
oka:
40
        set_fcc         0xa 2
41
        fbu             fcc2,2,bad
42
        set_fcc         0xb 3
43
        fbu             fcc3,3,okc
44
        fail
45
okc:
46
        set_fcc         0xc 0
47
        fbu             fcc0,0,bad
48
        set_fcc         0xd 1
49
        fbu             fcc1,1,oke
50
        fail
51
oke:
52
        set_fcc         0xe 2
53
        fbu             fcc2,2,bad
54
        set_fcc         0xf 3
55
        fbu             fcc3,3,okg
56
        fail
57
okg:
58
 
59
        pass
60
bad:
61
        fail

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.