OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [frv/] [fbuglr.cgs] - Blame information for rev 842

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
# frv testcase for fbuglr $FCCi,$hint
2
# mach: all
3
 
4
        .include "testutils.inc"
5
 
6
        start
7
 
8
        .global fbuglr
9
fbuglr:
10
        set_spr_addr    bad,lr
11
        set_fcc         0x0 0
12
        fbuglr          fcc0,0
13
 
14
        set_spr_addr    ok2,lr
15
        set_fcc         0x1 1
16
        fbuglr          fcc1,1
17
        fail
18
ok2:
19
        set_spr_addr    ok3,lr
20
        set_fcc         0x2 2
21
        fbuglr          fcc2,2
22
        fail
23
ok3:
24
        set_spr_addr    ok4,lr
25
        set_fcc         0x3 3
26
        fbuglr          fcc3,3
27
        fail
28
ok4:
29
        set_spr_addr    bad,lr
30
        set_fcc         0x4 0
31
        fbuglr          fcc0,0
32
 
33
        set_spr_addr    ok6,lr
34
        set_fcc         0x5 1
35
        fbuglr          fcc1,1
36
        fail
37
ok6:
38
        set_spr_addr    ok7,lr
39
        set_fcc         0x6 2
40
        fbuglr          fcc2,2
41
        fail
42
ok7:
43
        set_spr_addr    ok8,lr
44
        set_fcc         0x7 3
45
        fbuglr          fcc3,3
46
        fail
47
ok8:
48
        set_spr_addr    bad,lr
49
        set_fcc         0x8 0
50
        fbuglr          fcc0,0
51
 
52
        set_spr_addr    oka,lr
53
        set_fcc         0x9 1
54
        fbuglr          fcc1,1
55
        fail
56
oka:
57
        set_spr_addr    okb,lr
58
        set_fcc         0xa 2
59
        fbuglr          fcc2,2
60
        fail
61
okb:
62
        set_spr_addr    okc,lr
63
        set_fcc         0xb 3
64
        fbuglr          fcc3,3
65
        fail
66
okc:
67
        set_spr_addr    bad,lr
68
        set_fcc         0xc 0
69
        fbuglr          fcc0,0
70
 
71
        set_spr_addr    oke,lr
72
        set_fcc         0xd 1
73
        fbuglr          fcc1,1
74
        fail
75
oke:
76
        set_spr_addr    okf,lr
77
        set_fcc         0xe 2
78
        fbuglr          fcc2,2
79
        fail
80
okf:
81
        set_spr_addr    okg,lr
82
        set_fcc         0xf 3
83
        fbuglr          fcc3,3
84
        fail
85
okg:
86
        pass
87
bad:
88
        fail

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.