URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [frv/] [fbul.cgs] - Blame information for rev 842

Details | Compare with Previous | View Log


# frv testcase for fbul $FCCi,$hint,$label16
# mach: all
 
        .include "testutils.inc"
 
        start
 
        .global fbul
fbul:
        set_fcc         0x0 0
        fbul            fcc0,0,bad
        set_fcc         0x1 1
        fbul            fcc1,1,ok2
        fail
ok2:
        set_fcc         0x2 2
        fbul            fcc2,2,bad
        set_fcc         0x3 3
        fbul            fcc3,3,ok4
        fail
ok4:
        set_fcc         0x4 0
        fbul            fcc0,0,ok5
        fail
ok5:
        set_fcc         0x5 1
        fbul            fcc1,1,ok6
        fail
ok6:
        set_fcc         0x6 2
        fbul            fcc2,2,ok7
        fail
ok7:
        set_fcc         0x7 3
        fbul            fcc3,3,ok8
        fail
ok8:
        set_fcc         0x8 0
        fbul            fcc0,0,bad
        set_fcc         0x9 1
        fbul            fcc1,1,oka
        fail
oka:
        set_fcc         0xa 2
        fbul            fcc2,2,bad
        set_fcc         0xb 3
        fbul            fcc3,3,okc
        fail
okc:
        set_fcc         0xc 0
        fbul            fcc0,0,okd
        fail
okd:
        set_fcc         0xd 1
        fbul            fcc1,1,oke
        fail
oke:
        set_fcc         0xe 2
        fbul            fcc2,2,okf
        fail
okf:
        set_fcc         0xf 3
        fbul            fcc3,3,okg
        fail
okg:
 
        pass
bad:
        fail

Line No.	Rev	Author	Line
1	227	jeremybenn	`# frv testcase for fbul $FCCi,$hint,$label16`
2			`# mach: all`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global fbul`
9			`fbul:`
10			`set_fcc 0x0 0`
11			`fbul fcc0,0,bad`
12			`set_fcc 0x1 1`
13			`fbul fcc1,1,ok2`
14			`fail`
15			`ok2:`
16			`set_fcc 0x2 2`
17			`fbul fcc2,2,bad`
18			`set_fcc 0x3 3`
19			`fbul fcc3,3,ok4`
20			`fail`
21			`ok4:`
22			`set_fcc 0x4 0`
23			`fbul fcc0,0,ok5`
24			`fail`
25			`ok5:`
26			`set_fcc 0x5 1`
27			`fbul fcc1,1,ok6`
28			`fail`
29			`ok6:`
30			`set_fcc 0x6 2`
31			`fbul fcc2,2,ok7`
32			`fail`
33			`ok7:`
34			`set_fcc 0x7 3`
35			`fbul fcc3,3,ok8`
36			`fail`
37			`ok8:`
38			`set_fcc 0x8 0`
39			`fbul fcc0,0,bad`
40			`set_fcc 0x9 1`
41			`fbul fcc1,1,oka`
42			`fail`
43			`oka:`
44			`set_fcc 0xa 2`
45			`fbul fcc2,2,bad`
46			`set_fcc 0xb 3`
47			`fbul fcc3,3,okc`
48			`fail`
49			`okc:`
50			`set_fcc 0xc 0`
51			`fbul fcc0,0,okd`
52			`fail`
53			`okd:`
54			`set_fcc 0xd 1`
55			`fbul fcc1,1,oke`
56			`fail`
57			`oke:`
58			`set_fcc 0xe 2`
59			`fbul fcc2,2,okf`
60			`fail`
61			`okf:`
62			`set_fcc 0xf 3`
63			`fbul fcc3,3,okg`
64			`fail`
65			`okg:`
66
67			`pass`
68			`bad:`
69			`fail`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [frv/] [fbul.cgs] - Blame information for rev 842