OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [frv/] [fr400/] [movsg.cgs] - Blame information for rev 842

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
# frv testcase for movsg iacc0[hl],$GRj
2
# mach: fr400
3
 
4
        .include "../testutils.inc"
5
 
6
        start
7
 
8
        .global movsg
9
Iacc0h:
10
        set_spr_limmed  0xdead,0xbeef,iacc0h
11
        set_gr_limmed   0,0,gr8
12
        movsg iacc0h,gr8
13
        test_gr_limmed  0xdead,0xbeef,gr8
14
        test_spr_limmed 0xdead,0xbeef,iacc0h
15
Iacc0l:
16
        set_spr_limmed  0xdead,0xbeef,iacc0l
17
        set_gr_limmed   0,0,gr8
18
        movsg iacc0l,gr8
19
        test_gr_limmed  0xdead,0xbeef,gr8
20
        test_spr_limmed 0xdead,0xbeef,iacc0l
21
 
22
Spr280:
23
        set_spr_limmed  0xdead,0xbeef,spr[280]
24
        set_gr_limmed   0,0,gr8
25
        movsg spr[280],gr8
26
        test_gr_limmed  0xdead,0xbeef,gr8
27
        test_spr_limmed 0xdead,0xbeef,spr[280]
28
Spr281:
29
        set_spr_limmed  0xdead,0xbeef,spr[281]
30
        set_gr_limmed   0,0,gr8
31
        movsg spr[281],gr8
32
        test_gr_limmed  0xdead,0xbeef,gr8
33
        test_spr_limmed 0xdead,0xbeef,spr[281]
34
 
35
Iacc0h_spr280:
36
        set_spr_limmed  0xdead,0xbeef,spr[280]
37
        set_spr_limmed  0xdead,0xbeef,iacc0h
38
        set_gr_limmed   0,0,gr8
39
        movsg iacc0h,gr8
40
        test_gr_limmed  0xdead,0xbeef,gr8
41
        test_spr_limmed 0xdead,0xbeef,spr[280]
42
Iacc0l_spr281:
43
        set_spr_limmed  0xdead,0xbeef,spr[281]
44
        set_spr_limmed  0xdead,0xbeef,iacc0l
45
        set_gr_limmed   0,0,gr8
46
        movsg iacc0l,gr8
47
        test_gr_limmed  0xdead,0xbeef,gr8
48
        test_spr_limmed 0xdead,0xbeef,spr[281]
49
 
50
Spr280_iacc0h:
51
        set_spr_limmed  0xdead,0xbeef,spr[280]
52
        set_spr_limmed  0xdead,0xbeef,iacc0h
53
        set_gr_limmed   0,0,gr8
54
        movsg spr[280],gr8
55
        test_gr_limmed  0xdead,0xbeef,gr8
56
        test_spr_limmed 0xdead,0xbeef,iacc0h
57
Spr281_iacc0l:
58
        set_spr_limmed  0xdead,0xbeef,spr[281]
59
        set_spr_limmed  0xdead,0xbeef,iacc0l
60
        set_gr_limmed   0,0,gr8
61
        movsg spr[281],gr8
62
        test_gr_limmed  0xdead,0xbeef,gr8
63
        test_spr_limmed 0xdead,0xbeef,iacc0l
64
 
65
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.