OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [frv/] [lrbranch.pcgs] - Blame information for rev 834

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
# frv parallel testcase for lr branching
2
# mach: fr500 fr550 frv
3
 
4
        .include "testutils.inc"
5
 
6
        start
7
 
8
        .global lrbranch
9
lrbranch:
10
        ; Both conditions true
11
        set_spr_immed   128,lcr
12
        set_spr_addr    ok1,lr
13
        set_icc         0x4 0
14
        bcgelr.p        icc0,0,0
15
        bra             ok4
16
        fail
17
ok1:
18
        test_spr_immed  127,LCR
19
 
20
        ; Only first condition true
21
        set_spr_immed   128,lcr
22
        set_spr_addr    ok2,lr
23
        set_icc         0x0 0
24
        bcgelr.p        icc0,0,0
25
        bno
26
        fail
27
ok2:
28
        test_spr_immed  127,LCR
29
 
30
        ; Only second condition true
31
        set_spr_immed   128,lcr
32
        set_spr_addr    ok3,lr
33
        set_icc         0x8 0
34
        bcgelr.p        icc0,0,0
35
        bra             ok3
36
        fail
37
ok3:
38
        test_spr_immed  127,LCR
39
 
40
        ; Both conditions false
41
        set_spr_immed   128,lcr
42
        set_spr_addr    ok4,lr
43
        set_icc         0x0 0
44
        bceqlr.p        icc0,0,0
45
        bno
46
        test_spr_immed  127,LCR
47
 
48
        pass
49
 
50
ok4:
51
        fail

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.