OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [frv/] [stcu.cgs] - Blame information for rev 856

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
# frv testcase for stcu $CPRk,@($GRi,$GRj)
2
# mach: frv
3
# as(frv): -mcpu=frv
4
 
5
        .include "testutils.inc"
6
 
7
        start
8
 
9
        .global stcu
10
stcu:
11
        set_gr_gr       sp,gr20
12
        set_mem_limmed  0xdead,0xbeef,sp
13
        set_gr_immed    0,gr7
14
        set_cpr_limmed  0xffff,0xffff,cpr8
15
        stcu            cpr8,@(sp,gr7)
16
        test_mem_limmed 0xffff,0xffff,sp
17
        test_gr_gr      sp,gr20
18
 
19
        inc_gr_immed    -4,sp
20
        set_gr_immed    4,gr7
21
        set_cpr_limmed  0x1234,0x5678,cpr8
22
        stcu            cpr8,@(sp,gr7)
23
        test_mem_limmed 0x1234,0x5678,sp
24
        test_gr_gr      sp,gr20
25
 
26
        inc_gr_immed    4,sp
27
        set_gr_immed    -4,gr7
28
        set_cpr_limmed  0x9abc,0xdef0,cpr8
29
        stcu            cpr8,@(sp,gr7)
30
        test_mem_limmed 0x9abc,0xdef0,sp
31
        test_gr_gr      sp,gr20
32
 
33
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.