OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [frv/] [sthi.cgs] - Blame information for rev 842

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
# frv testcase for sthi $GRk,@($GRi,$GRj)
2
# mach: all
3
 
4
        .include "testutils.inc"
5
 
6
        start
7
 
8
        .global sthi
9
sthi:
10
        set_mem_limmed  0xdead,0xbeef,sp
11
        set_gr_gr       sp,gr20
12
        inc_gr_immed    -4,sp
13
        set_mem_limmed  0xbeef,0xdead,sp
14
        set_gr_gr       sp,gr21
15
        set_gr_limmed   0xffff,0xffff,gr8
16
 
17
        sthi            gr8,@(sp,0)
18
        test_mem_limmed 0xffff,0xdead,gr21
19
        test_mem_limmed 0xdead,0xbeef,gr20
20
 
21
        inc_gr_immed    0x802,sp        ; 2050
22
        sthi            gr8,@(sp,-2048)
23
        test_mem_limmed 0xffff,0xffff,gr21
24
        test_mem_limmed 0xdead,0xbeef,gr20
25
 
26
        inc_gr_immed    -4092,sp
27
        sthi            gr8,@(sp,0x7fe)
28
        test_mem_limmed 0xffff,0xffff,gr21
29
        test_mem_limmed 0xffff,0xbeef,gr20
30
 
31
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.