OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [frv/] [stqc.cgs] - Blame information for rev 842

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
# frv testcase for stqc $CPRk,@($GRi,$GRj)
2
# mach: frv
3
# as(frv): -mcpu=frv
4
 
5
        .include "testutils.inc"
6
 
7
        start
8
 
9
        .global stqc
10
stqc:
11
        set_mem_limmed  0xbeef,0xdead,sp
12
        inc_gr_immed    -4,sp
13
        set_mem_limmed  0xdead,0xbeef,sp
14
        inc_gr_immed    -4,sp
15
        set_mem_limmed  0xdead,0xdead,sp
16
        inc_gr_immed    -4,sp
17
        set_mem_limmed  0xbeef,0xbeef,sp
18
        set_gr_immed    0,gr7
19
        set_cpr_limmed  0xbeef,0xdead,cpr8
20
        set_cpr_limmed  0xdead,0xbeef,cpr9
21
        set_cpr_limmed  0xdead,0xdead,cpr10
22
        set_cpr_limmed  0xbeef,0xbeef,cpr11
23
        stqc            cpr8,@(sp,gr7)
24
        test_mem_limmed 0xbeef,0xdead,sp
25
        inc_gr_immed    4,sp
26
        test_mem_limmed 0xdead,0xbeef,sp
27
        inc_gr_immed    4,sp
28
        test_mem_limmed 0xdead,0xdead,sp
29
        inc_gr_immed    4,sp
30
        test_mem_limmed 0xbeef,0xbeef,sp
31
 
32
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.