OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [frv/] [tilt.cgs] - Blame information for rev 842

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
# frv testcase for tilt $ICCi_2,$GRi,$s12
2
# mach: all
3
 
4
        .include "testutils.inc"
5
 
6
        start
7
 
8
        .global tilt
9
tilt:
10
        and_spr_immed   -4081,tbr               ; clear tbr.tt
11
        set_gr_spr      tbr,gr7
12
        inc_gr_immed    2112,gr7                ; address of exception handler
13
        set_bctrlr_0_0  gr7     ; bctrlr 0,0
14
 
15
        set_spr_immed   128,lcr
16
        set_gr_immed    0,gr7
17
 
18
        set_spr_addr    bad,lr
19
        set_icc         0x0 0
20
        tilt            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
21
 
22
        set_spr_addr    bad,lr
23
        set_icc         0x1 0
24
        tilt            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
25
 
26
        set_psr_et      1
27
        set_spr_addr    ok2,lr
28
        set_icc         0x2 0
29
        tilt            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
30
        fail
31
ok2:
32
        set_psr_et      1
33
        set_spr_addr    ok3,lr
34
        set_icc         0x3 0
35
        tilt            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
36
        fail
37
ok3:
38
        set_spr_addr    bad,lr
39
        set_icc         0x4 0
40
        tilt            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
41
 
42
        set_spr_addr    bad,lr
43
        set_icc         0x5 0
44
        tilt            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
45
 
46
        set_psr_et      1
47
        set_spr_addr    ok6,lr
48
        set_icc         0x6 0
49
        tilt            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
50
        fail
51
ok6:
52
        set_psr_et      1
53
        set_spr_addr    ok7,lr
54
        set_icc         0x7 0
55
        tilt            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
56
        fail
57
ok7:
58
        set_psr_et      1
59
        set_spr_addr    ok8,lr
60
        set_icc         0x8 0
61
        tilt            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
62
        fail
63
ok8:
64
        set_psr_et      1
65
        set_spr_addr    ok9,lr
66
        set_icc         0x9 0
67
        tilt            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
68
        fail
69
ok9:
70
        set_spr_addr    bad,lr
71
        set_icc         0xa 0
72
        tilt            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
73
 
74
        set_spr_addr    bad,lr
75
        set_icc         0xb 0
76
        tilt            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
77
 
78
        set_psr_et      1
79
        set_spr_addr    okc,lr
80
        set_icc         0xc 0
81
        tilt            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
82
        fail
83
okc:
84
        set_psr_et      1
85
        set_spr_addr    okd,lr
86
        set_icc         0xd 0
87
        tilt            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
88
        fail
89
okd:
90
        set_spr_addr    bad,lr
91
        set_icc         0xe 0
92
        tilt            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
93
 
94
        set_spr_addr    bad,lr
95
        set_icc         0xf 0
96
        tilt            icc0,gr7,4      ; should branch to tbr + (128 + 4)*16
97
 
98
        pass
99
bad:
100
        fail

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.