OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [h8300/] [das.s] - Blame information for rev 842

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
# Hitachi H8 testcase 'das'
2
# mach(): all
3
# as(h8300):    --defsym sim_cpu=0
4
# as(h8300h):   --defsym sim_cpu=1
5
# as(h8300s):   --defsym sim_cpu=2
6
# as(h8sx):     --defsym sim_cpu=3
7
# ld(h8300h):   -m h8300helf
8
# ld(h8300s):   -m h8300self
9
# ld(h8sx):     -m h8300sxelf
10
 
11
        .include "testutils.inc"
12
 
13
        start
14
 
15
das_8:
16
        set_grs_a5a5            ; Fill all general regs with a fixed pattern
17
        ;;  fixme set ccr
18
 
19
        ;;  das Rd
20
        das     r0l             ; register operand
21
 
22
        ;; fixme test ccr       ; H=0 N=1 Z=0 V=0 C=0
23
 
24
        test_gr_a5a5 0           ; Make sure other general regs not disturbed
25
        test_gr_a5a5 1          ; Make sure other general regs not disturbed
26
        test_gr_a5a5 2
27
        test_gr_a5a5 3
28
        test_gr_a5a5 4
29
        test_gr_a5a5 5
30
        test_gr_a5a5 6
31
        test_gr_a5a5 7
32
 
33
        pass
34
 
35
        exit 0
36
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.