URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [m32r/] [bc24.cgs] - Blame information for rev 842

Details | Compare with Previous | View Log


# m32r testcase for bc $disp24
# mach(): m32r m32rx
 
        .include "testutils.inc"
 
        start
 
        .global bc24
bc24:
 
        mvi_h_condbit 0
        bc.l test0fail
        bra test0pass
test0fail:
        fail
test0pass:
 
        mvi_h_condbit 1
        bc.l test1pass
        fail
test1pass:
 
        pass
 

Line No.	Rev	Author	Line
1	227	jeremybenn	`# m32r testcase for bc $disp24`
2			`# mach(): m32r m32rx`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global bc24`
9			`bc24:`
10
11			`mvi_h_condbit 0`
12			`bc.l test0fail`
13			`bra test0pass`
14			`test0fail:`
15			`fail`
16			`test0pass:`
17
18			`mvi_h_condbit 1`
19			`bc.l test1pass`
20			`fail`
21			`test1pass:`
22
23			`pass`
24

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [m32r/] [bc24.cgs] - Blame information for rev 842