URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [m32r/] [bltz.cgs] - Blame information for rev 842

Details | Compare with Previous | View Log


# m32r testcase for bltz $src2,$disp16
# mach(): m32r m32rx
 
        .include "testutils.inc"
 
        start
 
        .global bltz
bltz:
        mvi_h_gr r4, -1
        bltz r4, test0pass
test1fail:
        fail
 
test0pass:
        mvi_h_gr r4, 0
        bltz r4, test1fail
 
        pass

Line No.	Rev	Author	Line
1	227	jeremybenn	`# m32r testcase for bltz $src2,$disp16`
2			`# mach(): m32r m32rx`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global bltz`
9			`bltz:`
10			`mvi_h_gr r4, -1`
11			`bltz r4, test0pass`
12			`test1fail:`
13			`fail`
14
15			`test0pass:`
16			`mvi_h_gr r4, 0`
17			`bltz r4, test1fail`
18
19			`pass`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [m32r/] [bltz.cgs] - Blame information for rev 842