URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [m32r/] [hello.ms] - Blame information for rev 842

Details | Compare with Previous | View Log


# output(): Hello world!\n
# mach(): m32r m32rx
 
        .globl _start
_start:
 
; write (hello world)
        ldi8 r3,#14
        ld24 r2,#hello
        ldi8 r1,#1
        ldi8 r0,#5
        trap #0
; exit (0)
        ldi8 r1,#0
        ldi8 r0,#1
        trap #0
 
length: .long 14
hello:  .ascii "Hello world!\r\n"

Line No.	Rev	Author	Line
1	227	jeremybenn	`# output(): Hello world!\n`
2			`# mach(): m32r m32rx`
3
4			`.globl _start`
5			`_start:`
6
7			`; write (hello world)`
8			`ldi8 r3,#14`
9			`ld24 r2,#hello`
10			`ldi8 r1,#1`
11			`ldi8 r0,#5`
12			`trap #0`
13			`; exit (0)`
14			`ldi8 r1,#0`
15			`ldi8 r0,#1`
16			`trap #0`
17
18			`length: .long 14`
19			`hello: .ascii "Hello world!\r\n"`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [m32r/] [hello.ms] - Blame information for rev 842