URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [m32r/] [mulwhi.cgs] - Blame information for rev 828

Go to most recent revision | Details | Compare with Previous | View Log


# m32r testcase for mulwhi $src1,$src2
# mach(): m32r m32rx
 
        .include "testutils.inc"
 
        start
 
        .global mulwhi
mulwhi:
        mvi_h_accum0 0, 1
        mvi_h_gr r4, 0x10123
        mvi_h_gr r5, 0x20456
 
        mulwhi r4, r5
 
        test_h_accum0 0, 0x20246
 
        pass

Line No.	Rev	Author	Line
1	227	jeremybenn	`# m32r testcase for mulwhi $src1,$src2`
2			`# mach(): m32r m32rx`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global mulwhi`
9			`mulwhi:`
10			`mvi_h_accum0 0, 1`
11			`mvi_h_gr r4, 0x10123`
12			`mvi_h_gr r5, 0x20456`
13
14			`mulwhi r4, r5`
15
16			`test_h_accum0 0, 0x20246`
17
18			`pass`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [m32r/] [mulwhi.cgs] - Blame information for rev 828