OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [m32r/] [rac.cgs] - Blame information for rev 834

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
# m32r testcase for rac
2
# mach(): m32r m32rx
3
 
4
        .include "testutils.inc"
5
 
6
        start
7
 
8
        .global rac
9
rac:
10
 
11
        mvi_h_accum0 1, 0x4001
12
        rac
13
        test_h_accum0 2, 0x10000
14
 
15
        mvi_h_accum0 0x3fff, 0xffff4000
16
        rac
17
        test_h_accum0 0x7fff, 0xffff0000
18
 
19
        mvi_h_accum0 0xffff8000, 0
20
        rac
21
        test_h_accum0 0xffff8000, 0
22
 
23
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.