URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [m32r/] [sll3.cgs] - Blame information for rev 842

Details | Compare with Previous | View Log


# m32r testcase for sll3 $dr,$sr,#$simm16
# mach(): m32r m32rx
 
        .include "testutils.inc"
 
        start
 
        .global sll3
sll3:
        mvi_h_gr  r4, 1
        mvi_h_gr  r5, 6
        sll3      r4, r5, #1
        test_h_gr r4, 12
 
        pass

Line No.	Rev	Author	Line
1	227	jeremybenn	`# m32r testcase for sll3 $dr,$sr,#$simm16`
2			`# mach(): m32r m32rx`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global sll3`
9			`sll3:`
10			`mvi_h_gr r4, 1`
11			`mvi_h_gr r5, 6`
12			`sll3 r4, r5, #1`
13			`test_h_gr r4, 12`
14
15			`pass`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [m32r/] [sll3.cgs] - Blame information for rev 842