URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [m32r/] [st-plus.cgs] - Blame information for rev 828

Go to most recent revision | Details | Compare with Previous | View Log


# m32r testcase for st $src1,@+$src2
# mach(): m32r m32rx
 
        .include "testutils.inc"
 
        start
 
        .global st_plus
st_plus:
        mvaddr_h_gr r4, data_loc
        mvi_h_gr    r5, 1
 
        st r5, @+r4
 
        mvaddr_h_gr r5, data_loc2
 
        bne r4, r5, not_ok
        ld r4, @r4
        test_h_gr r4, 1
 
        pass
not_ok:
        fail
 
data_loc:
        .word 0
data_loc2:
        .word 0

Line No.	Rev	Author	Line
1	227	jeremybenn	`# m32r testcase for st $src1,@+$src2`
2			`# mach(): m32r m32rx`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global st_plus`
9			`st_plus:`
10			`mvaddr_h_gr r4, data_loc`
11			`mvi_h_gr r5, 1`
12
13			`st r5, @+r4`
14
15			`mvaddr_h_gr r5, data_loc2`
16
17			`bne r4, r5, not_ok`
18			`ld r4, @r4`
19			`test_h_gr r4, 1`
20
21			`pass`
22			`not_ok:`
23			`fail`
24
25			`data_loc:`
26			`.word 0`
27			`data_loc2:`
28			`.word 0`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [m32r/] [st-plus.cgs] - Blame information for rev 828