OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [m32r/] [sth-d.cgs] - Blame information for rev 828

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
# m32r testcase for sth $src1,@($slo16,$src2)
2
# mach(): m32r m32rx
3
 
4
        .include "testutils.inc"
5
 
6
        start
7
 
8
        .global sth_d
9
sth_d:
10
        mvaddr_h_gr r4, data_loc
11
        mvi_h_gr    r5, 0x123456
12
 
13
        sth r5, @(#8,r4)
14
 
15
        mvaddr_h_gr r4, data_loc2
16
        ld r4, @r4
17
        test_h_gr r4, 0x34560000 ; big endian processor
18
 
19
        pass
20
 
21
data_loc:
22
        .word 0
23
        .word 0
24
data_loc2:
25
        .word 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.