URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [m32r/] [uwrite16.ms] - Blame information for rev 842

Details | Compare with Previous | View Log


# mach: m32r m32rx
# xerror:
# output: *misaligned write*
 
        .include "testutils.inc"
 
        start
 
; construct bra trap2_handler in trap 2 slot
        ld24 r0,#foo+1
        sth r0,@r0
        fail
        exit 0
 
.data
        .p2align 2
foo:
        .short 42

Line No.	Rev	Author	Line
1	227	jeremybenn	`# mach: m32r m32rx`
2			`# xerror:`
3			`# output: misaligned write`
4
5			`.include "testutils.inc"`
6
7			`start`
8
9			`; construct bra trap2_handler in trap 2 slot`
10			`ld24 r0,#foo+1`
11			`sth r0,@r0`
12			`fail`
13			`exit 0`
14
15			`.data`
16			`.p2align 2`
17			`foo:`
18			`.short 42`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [m32r/] [uwrite16.ms] - Blame information for rev 842