URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [sh/] [dmxy.s] - Blame information for rev 842

Details | Compare with Previous | View Log


# sh testcase for setdmx, setdmy, clrdmxy
# mach: shdsp
# as(shdsp):    -defsym sim_cpu=1 -dsp
 
        .include "testutils.inc"
 
        start
        set_grs_a5a5
        setdmx
        test_sr_bit_set   0x400
        test_sr_bit_clear 0x800
        setdmy
        test_sr_bit_clear 0x400
        test_sr_bit_set   0x800
        clrdmxy
        test_sr_bit_clear 0x400
        test_sr_bit_clear 0x800
 
        test_grs_a5a5
        pass
        exit 0

Line No.	Rev	Author	Line
1	227	jeremybenn	`# sh testcase for setdmx, setdmy, clrdmxy`
2			`# mach: shdsp`
3			`# as(shdsp): -defsym sim_cpu=1 -dsp`
4
5			`.include "testutils.inc"`
6
7			`start`
8			`set_grs_a5a5`
9			`setdmx`
10			`test_sr_bit_set 0x400`
11			`test_sr_bit_clear 0x800`
12			`setdmy`
13			`test_sr_bit_clear 0x400`
14			`test_sr_bit_set 0x800`
15			`clrdmxy`
16			`test_sr_bit_clear 0x400`
17			`test_sr_bit_clear 0x800`
18
19			`test_grs_a5a5`
20			`pass`
21			`exit 0`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [sh/] [dmxy.s] - Blame information for rev 842