OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [sh/] [pand.s] - Blame information for rev 227

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 227 jeremybenn
# sh testcase for pand
2
# mach:  shdsp
3
# as(shdsp):    -defsym sim_cpu=1 -dsp
4
 
5
        .include "testutils.inc"
6
 
7
        start
8
        set_grs_a5a5
9
        lds     r0, a0
10
        pcopy   a0, a1
11
        lds     r0, x0
12
        lds     r0, x1
13
        lds     r0, y0
14
        lds     r0, y1
15
        pcopy   x0, m0
16
        pcopy   y1, m1
17
 
18
        pand    x0, y0, a0
19
        assert_sreg     0xa5a50000, a0
20
 
21
        # 0xa5a5a5a5 & 0x5a5a5a5a == 0
22
        set_greg        0x5a5a5a5a r0
23
        lds     r0, x0
24
        pand    x0, y0, a0
25
        assert_sreg     0, a0
26
 
27
        set_dcfalse
28
        dct pand x0, y0, m0
29
        assert_sreg2    0xa5a5a5a5, m0
30
        set_dctrue
31
        dct pand x0, y0, m0
32
        assert_sreg2    0, m0
33
 
34
        set_dctrue
35
        dcf pand x0, y0, m1
36
        assert_sreg2    0xa5a5a5a5, m1
37
        set_dcfalse
38
        dcf pand x0, y0, m1
39
        assert_sreg2    0, m1
40
 
41
        set_greg        0xa5a5a5a5, r0
42
        test_grs_a5a5
43
        assert_sreg     0xa5a5a5a5, x1
44
        assert_sreg     0xa5a5a5a5, y1
45
        assert_sreg2    0xa5a5a5a5, a1
46
 
47
        pass
48
        exit 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.