1 |
148 |
jeremybenn |
/*
|
2 |
|
|
* The authors hereby grant permission to use, copy, modify, distribute,
|
3 |
|
|
* and license this software and its documentation for any purpose, provided
|
4 |
|
|
* that existing copyright notices are retained in all copies and that this
|
5 |
|
|
* notice is included verbatim in any distributions. No written agreement,
|
6 |
|
|
* license, or royalty fee is required for any of the authorized uses.
|
7 |
|
|
* Modifications to this software may be copyrighted by their authors
|
8 |
|
|
* and need not follow the licensing terms described here, provided that
|
9 |
|
|
* the new terms are clearly indicated on the first page of each file where
|
10 |
|
|
* they apply.
|
11 |
|
|
*/
|
12 |
|
|
|
13 |
|
|
/************************************************************************
|
14 |
|
|
*
|
15 |
|
|
* cdefBF532.h
|
16 |
|
|
*
|
17 |
|
|
* Copyright (C) 2008 Analog Devices, Inc.
|
18 |
|
|
*
|
19 |
|
|
************************************************************************/
|
20 |
|
|
|
21 |
|
|
#ifndef _CDEF_BF532_H
|
22 |
|
|
#define _CDEF_BF532_H
|
23 |
|
|
|
24 |
|
|
#if !defined(__ADSPLPBLACKFIN__)
|
25 |
|
|
#warning cdefBF532.h should only be included for 532 compatible chips.
|
26 |
|
|
#endif
|
27 |
|
|
/* include all Core registers and bit definitions */
|
28 |
|
|
#include <defBF532.h>
|
29 |
|
|
|
30 |
|
|
/* include core specific register pointer definitions */
|
31 |
|
|
#include <cdef_LPBlackfin.h>
|
32 |
|
|
|
33 |
|
|
/* include built-in mneumonic macros */
|
34 |
|
|
#include <ccblkfn.h>
|
35 |
|
|
|
36 |
|
|
#ifndef _PTR_TO_VOL_VOID_PTR
|
37 |
|
|
#ifndef _USE_LEGACY_CDEF_BEHAVIOUR
|
38 |
|
|
#define _PTR_TO_VOL_VOID_PTR (void * volatile *)
|
39 |
|
|
#else
|
40 |
|
|
#define _PTR_TO_VOL_VOID_PTR (volatile void **)
|
41 |
|
|
#endif
|
42 |
|
|
#endif
|
43 |
|
|
|
44 |
|
|
/* Clock/Regulator Control */
|
45 |
|
|
#define pPLL_CTL ((volatile unsigned short *)PLL_CTL)
|
46 |
|
|
#define pPLL_DIV ((volatile unsigned short *)PLL_DIV)
|
47 |
|
|
#define pVR_CTL ((volatile unsigned short *)VR_CTL)
|
48 |
|
|
#define pPLL_STAT ((volatile unsigned short *)PLL_STAT)
|
49 |
|
|
#define pPLL_LOCKCNT ((volatile unsigned short *)PLL_LOCKCNT)
|
50 |
|
|
#define pCHIPID ((volatile unsigned long *)CHIPID)
|
51 |
|
|
|
52 |
|
|
|
53 |
|
|
/* System Interrupt Controller */
|
54 |
|
|
#define pSWRST ((volatile unsigned short *)SWRST)
|
55 |
|
|
#define pSYSCR ((volatile unsigned short *)SYSCR)
|
56 |
|
|
#define pSIC_RVECT ((void * volatile *)SIC_RVECT)
|
57 |
|
|
#define pSIC_IMASK ((volatile unsigned long *)SIC_IMASK)
|
58 |
|
|
#define pSIC_IAR0 ((volatile unsigned long *)SIC_IAR0)
|
59 |
|
|
#define pSIC_IAR1 ((volatile unsigned long *)SIC_IAR1)
|
60 |
|
|
#define pSIC_IAR2 ((volatile unsigned long *)SIC_IAR2)
|
61 |
|
|
#define pSIC_ISR ((volatile unsigned long *)SIC_ISR)
|
62 |
|
|
#define pSIC_IWR ((volatile unsigned long *)SIC_IWR)
|
63 |
|
|
|
64 |
|
|
|
65 |
|
|
/* Watchdog Timer */
|
66 |
|
|
#define pWDOG_CTL ((volatile unsigned short *)WDOG_CTL)
|
67 |
|
|
#define pWDOG_CNT ((volatile unsigned long *)WDOG_CNT)
|
68 |
|
|
#define pWDOG_STAT ((volatile unsigned long *)WDOG_STAT)
|
69 |
|
|
|
70 |
|
|
|
71 |
|
|
/* Real Time Clock */
|
72 |
|
|
#define pRTC_STAT ((volatile unsigned long *)RTC_STAT)
|
73 |
|
|
#define pRTC_ICTL ((volatile unsigned short *)RTC_ICTL)
|
74 |
|
|
#define pRTC_ISTAT ((volatile unsigned short *)RTC_ISTAT)
|
75 |
|
|
#define pRTC_SWCNT ((volatile unsigned short *)RTC_SWCNT)
|
76 |
|
|
#define pRTC_ALARM ((volatile unsigned long *)RTC_ALARM)
|
77 |
|
|
#define pRTC_FAST ((volatile unsigned short *)RTC_FAST)
|
78 |
|
|
#define pRTC_PREN ((volatile unsigned short *)RTC_PREN)
|
79 |
|
|
|
80 |
|
|
|
81 |
|
|
/* UART Controller */
|
82 |
|
|
#define pUART_THR ((volatile unsigned short *)UART_THR)
|
83 |
|
|
#define pUART_RBR ((volatile unsigned short *)UART_RBR)
|
84 |
|
|
#define pUART_DLL ((volatile unsigned short *)UART_DLL)
|
85 |
|
|
#define pUART_IER ((volatile unsigned short *)UART_IER)
|
86 |
|
|
#define pUART_DLH ((volatile unsigned short *)UART_DLH)
|
87 |
|
|
#define pUART_IIR ((volatile unsigned short *)UART_IIR)
|
88 |
|
|
#define pUART_LCR ((volatile unsigned short *)UART_LCR)
|
89 |
|
|
#define pUART_MCR ((volatile unsigned short *)UART_MCR)
|
90 |
|
|
#define pUART_LSR ((volatile unsigned short *)UART_LSR)
|
91 |
|
|
/* #define UART_MSR */
|
92 |
|
|
#define pUART_SCR ((volatile unsigned short *)UART_SCR)
|
93 |
|
|
#define pUART_GCTL ((volatile unsigned short *)UART_GCTL)
|
94 |
|
|
|
95 |
|
|
|
96 |
|
|
/* SPI Controller */
|
97 |
|
|
#define pSPI_CTL ((volatile unsigned short *)SPI_CTL)
|
98 |
|
|
#define pSPI_FLG ((volatile unsigned short *)SPI_FLG)
|
99 |
|
|
#define pSPI_STAT ((volatile unsigned short *)SPI_STAT)
|
100 |
|
|
#define pSPI_TDBR ((volatile unsigned short *)SPI_TDBR)
|
101 |
|
|
#define pSPI_RDBR ((volatile unsigned short *)SPI_RDBR)
|
102 |
|
|
#define pSPI_BAUD ((volatile unsigned short *)SPI_BAUD)
|
103 |
|
|
#define pSPI_SHADOW ((volatile unsigned short *)SPI_SHADOW)
|
104 |
|
|
|
105 |
|
|
|
106 |
|
|
/* TIMER 0, 1, 2 Registers */
|
107 |
|
|
#define pTIMER0_CONFIG ((volatile unsigned short *)TIMER0_CONFIG)
|
108 |
|
|
#define pTIMER0_COUNTER ((volatile unsigned long *)TIMER0_COUNTER)
|
109 |
|
|
#define pTIMER0_PERIOD ((volatile unsigned long *)TIMER0_PERIOD)
|
110 |
|
|
#define pTIMER0_WIDTH ((volatile unsigned long *)TIMER0_WIDTH)
|
111 |
|
|
|
112 |
|
|
#define pTIMER1_CONFIG ((volatile unsigned short *)TIMER1_CONFIG)
|
113 |
|
|
#define pTIMER1_COUNTER ((volatile unsigned long *)TIMER1_COUNTER)
|
114 |
|
|
#define pTIMER1_PERIOD ((volatile unsigned long *)TIMER1_PERIOD)
|
115 |
|
|
#define pTIMER1_WIDTH ((volatile unsigned long *)TIMER1_WIDTH)
|
116 |
|
|
|
117 |
|
|
#define pTIMER2_CONFIG ((volatile unsigned short *)TIMER2_CONFIG)
|
118 |
|
|
#define pTIMER2_COUNTER ((volatile unsigned long *)TIMER2_COUNTER)
|
119 |
|
|
#define pTIMER2_PERIOD ((volatile unsigned long *)TIMER2_PERIOD)
|
120 |
|
|
#define pTIMER2_WIDTH ((volatile unsigned long *)TIMER2_WIDTH)
|
121 |
|
|
|
122 |
|
|
#define pTIMER_ENABLE ((volatile unsigned short *)TIMER_ENABLE)
|
123 |
|
|
#define pTIMER_DISABLE ((volatile unsigned short *)TIMER_DISABLE)
|
124 |
|
|
#define pTIMER_STATUS ((volatile unsigned short *)TIMER_STATUS)
|
125 |
|
|
|
126 |
|
|
|
127 |
|
|
/* General Purpose IO */
|
128 |
|
|
#define pFIO_FLAG_D ((volatile unsigned short *)FIO_FLAG_D)
|
129 |
|
|
#define pFIO_FLAG_C ((volatile unsigned short *)FIO_FLAG_C)
|
130 |
|
|
#define pFIO_FLAG_S ((volatile unsigned short *)FIO_FLAG_S)
|
131 |
|
|
#define pFIO_FLAG_T ((volatile unsigned short *)FIO_FLAG_T)
|
132 |
|
|
#define pFIO_MASKA_D ((volatile unsigned short *)FIO_MASKA_D)
|
133 |
|
|
#define pFIO_MASKA_C ((volatile unsigned short *)FIO_MASKA_C)
|
134 |
|
|
#define pFIO_MASKA_S ((volatile unsigned short *)FIO_MASKA_S)
|
135 |
|
|
#define pFIO_MASKA_T ((volatile unsigned short *)FIO_MASKA_T)
|
136 |
|
|
#define pFIO_MASKB_D ((volatile unsigned short *)FIO_MASKB_D)
|
137 |
|
|
#define pFIO_MASKB_C ((volatile unsigned short *)FIO_MASKB_C)
|
138 |
|
|
#define pFIO_MASKB_S ((volatile unsigned short *)FIO_MASKB_S)
|
139 |
|
|
#define pFIO_MASKB_T ((volatile unsigned short *)FIO_MASKB_T)
|
140 |
|
|
#define pFIO_DIR ((volatile unsigned short *)FIO_DIR)
|
141 |
|
|
#define pFIO_POLAR ((volatile unsigned short *)FIO_POLAR)
|
142 |
|
|
#define pFIO_EDGE ((volatile unsigned short *)FIO_EDGE)
|
143 |
|
|
#define pFIO_BOTH ((volatile unsigned short *)FIO_BOTH)
|
144 |
|
|
#define pFIO_INEN ((volatile unsigned short *)FIO_INEN)
|
145 |
|
|
|
146 |
|
|
|
147 |
|
|
/* SPORT0 Controller */
|
148 |
|
|
#define pSPORT0_TCR1 ((volatile unsigned short *)SPORT0_TCR1)
|
149 |
|
|
#define pSPORT0_TCR2 ((volatile unsigned short *)SPORT0_TCR2)
|
150 |
|
|
#define pSPORT0_TCLKDIV ((volatile unsigned short *)SPORT0_TCLKDIV)
|
151 |
|
|
#define pSPORT0_TFSDIV ((volatile unsigned short *)SPORT0_TFSDIV)
|
152 |
|
|
#define pSPORT0_TX ((volatile long *)SPORT0_TX)
|
153 |
|
|
#define pSPORT0_RX ((volatile long *)SPORT0_RX)
|
154 |
|
|
#define pSPORT0_TX32 ((volatile long *)SPORT0_TX)
|
155 |
|
|
#define pSPORT0_RX32 ((volatile long *)SPORT0_RX)
|
156 |
|
|
#define pSPORT0_TX16 ((volatile unsigned short *)SPORT0_TX)
|
157 |
|
|
#define pSPORT0_RX16 ((volatile unsigned short *)SPORT0_RX)
|
158 |
|
|
#define pSPORT0_RCR1 ((volatile unsigned short *)SPORT0_RCR1)
|
159 |
|
|
#define pSPORT0_RCR2 ((volatile unsigned short *)SPORT0_RCR2)
|
160 |
|
|
#define pSPORT0_RCLKDIV ((volatile unsigned short *)SPORT0_RCLKDIV)
|
161 |
|
|
#define pSPORT0_RFSDIV ((volatile unsigned short *)SPORT0_RFSDIV)
|
162 |
|
|
#define pSPORT0_STAT ((volatile unsigned short *)SPORT0_STAT)
|
163 |
|
|
#define pSPORT0_CHNL ((volatile unsigned short *)SPORT0_CHNL)
|
164 |
|
|
#define pSPORT0_MCMC1 ((volatile unsigned short *)SPORT0_MCMC1)
|
165 |
|
|
#define pSPORT0_MCMC2 ((volatile unsigned short *)SPORT0_MCMC2)
|
166 |
|
|
#define pSPORT0_MTCS0 ((volatile unsigned long *)SPORT0_MTCS0)
|
167 |
|
|
#define pSPORT0_MTCS1 ((volatile unsigned long *)SPORT0_MTCS1)
|
168 |
|
|
#define pSPORT0_MTCS2 ((volatile unsigned long *)SPORT0_MTCS2)
|
169 |
|
|
#define pSPORT0_MTCS3 ((volatile unsigned long *)SPORT0_MTCS3)
|
170 |
|
|
#define pSPORT0_MRCS0 ((volatile unsigned long *)SPORT0_MRCS0)
|
171 |
|
|
#define pSPORT0_MRCS1 ((volatile unsigned long *)SPORT0_MRCS1)
|
172 |
|
|
#define pSPORT0_MRCS2 ((volatile unsigned long *)SPORT0_MRCS2)
|
173 |
|
|
#define pSPORT0_MRCS3 ((volatile unsigned long *)SPORT0_MRCS3)
|
174 |
|
|
|
175 |
|
|
|
176 |
|
|
/* SPORT1 Controller */
|
177 |
|
|
#define pSPORT1_TCR1 ((volatile unsigned short *)SPORT1_TCR1)
|
178 |
|
|
#define pSPORT1_TCR2 ((volatile unsigned short *)SPORT1_TCR2)
|
179 |
|
|
#define pSPORT1_TCLKDIV ((volatile unsigned short *)SPORT1_TCLKDIV)
|
180 |
|
|
#define pSPORT1_TFSDIV ((volatile unsigned short *)SPORT1_TFSDIV)
|
181 |
|
|
#define pSPORT1_TX ((volatile long *)SPORT1_TX)
|
182 |
|
|
#define pSPORT1_RX ((volatile long *)SPORT1_RX)
|
183 |
|
|
#define pSPORT1_TX32 ((volatile long *)SPORT1_TX)
|
184 |
|
|
#define pSPORT1_RX32 ((volatile long *)SPORT1_RX)
|
185 |
|
|
#define pSPORT1_TX16 ((volatile unsigned short *)SPORT1_TX)
|
186 |
|
|
#define pSPORT1_RX16 ((volatile unsigned short *)SPORT1_RX)
|
187 |
|
|
#define pSPORT1_RCR1 ((volatile unsigned short *)SPORT1_RCR1)
|
188 |
|
|
#define pSPORT1_RCR2 ((volatile unsigned short *)SPORT1_RCR2)
|
189 |
|
|
#define pSPORT1_RCLKDIV ((volatile unsigned short *)SPORT1_RCLKDIV)
|
190 |
|
|
#define pSPORT1_RFSDIV ((volatile unsigned short *)SPORT1_RFSDIV)
|
191 |
|
|
#define pSPORT1_STAT ((volatile unsigned short *)SPORT1_STAT)
|
192 |
|
|
#define pSPORT1_CHNL ((volatile unsigned short *)SPORT1_CHNL)
|
193 |
|
|
#define pSPORT1_MCMC1 ((volatile unsigned short *)SPORT1_MCMC1)
|
194 |
|
|
#define pSPORT1_MCMC2 ((volatile unsigned short *)SPORT1_MCMC2)
|
195 |
|
|
#define pSPORT1_MTCS0 ((volatile unsigned long *)SPORT1_MTCS0)
|
196 |
|
|
#define pSPORT1_MTCS1 ((volatile unsigned long *)SPORT1_MTCS1)
|
197 |
|
|
#define pSPORT1_MTCS2 ((volatile unsigned long *)SPORT1_MTCS2)
|
198 |
|
|
#define pSPORT1_MTCS3 ((volatile unsigned long *)SPORT1_MTCS3)
|
199 |
|
|
#define pSPORT1_MRCS0 ((volatile unsigned long *)SPORT1_MRCS0)
|
200 |
|
|
#define pSPORT1_MRCS1 ((volatile unsigned long *)SPORT1_MRCS1)
|
201 |
|
|
#define pSPORT1_MRCS2 ((volatile unsigned long *)SPORT1_MRCS2)
|
202 |
|
|
#define pSPORT1_MRCS3 ((volatile unsigned long *)SPORT1_MRCS3)
|
203 |
|
|
|
204 |
|
|
|
205 |
|
|
/* External Bus Interface Unit */
|
206 |
|
|
/* Aysnchronous Memory Controller */
|
207 |
|
|
#define pEBIU_AMGCTL ((volatile unsigned short *)EBIU_AMGCTL)
|
208 |
|
|
#define pEBIU_AMBCTL0 ((volatile unsigned long *)EBIU_AMBCTL0)
|
209 |
|
|
#define pEBIU_AMBCTL1 ((volatile unsigned long *)EBIU_AMBCTL1)
|
210 |
|
|
|
211 |
|
|
/* SDRAM Controller */
|
212 |
|
|
#define pEBIU_SDGCTL ((volatile unsigned long *)EBIU_SDGCTL)
|
213 |
|
|
#define pEBIU_SDBCTL ((volatile unsigned short *)EBIU_SDBCTL)
|
214 |
|
|
#define pEBIU_SDRRC ((volatile unsigned short *)EBIU_SDRRC)
|
215 |
|
|
#define pEBIU_SDSTAT ((volatile unsigned short *)EBIU_SDSTAT)
|
216 |
|
|
|
217 |
|
|
|
218 |
|
|
/* DMA Traffic controls */
|
219 |
|
|
#define pDMA_TC_PER ((volatile unsigned short *)DMA_TC_PER)
|
220 |
|
|
#define pDMA_TC_CNT ((volatile unsigned short *)DMA_TC_CNT)
|
221 |
|
|
|
222 |
|
|
/* Alternate deprecated register names (below) provided for backwards code compatibility */
|
223 |
|
|
#define pDMA_TCPER ((volatile unsigned short *)DMA_TCPER)
|
224 |
|
|
#define pDMA_TCCNT ((volatile unsigned short *)DMA_TCCNT)
|
225 |
|
|
|
226 |
|
|
|
227 |
|
|
/* DMA Controller */
|
228 |
|
|
#define pDMA0_CONFIG ((volatile unsigned short *)DMA0_CONFIG)
|
229 |
|
|
#define pDMA0_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA0_NEXT_DESC_PTR)
|
230 |
|
|
#define pDMA0_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA0_START_ADDR)
|
231 |
|
|
#define pDMA0_X_COUNT ((volatile unsigned short *)DMA0_X_COUNT)
|
232 |
|
|
#define pDMA0_Y_COUNT ((volatile unsigned short *)DMA0_Y_COUNT)
|
233 |
|
|
#define pDMA0_X_MODIFY ((volatile signed short *)DMA0_X_MODIFY)
|
234 |
|
|
#define pDMA0_Y_MODIFY ((volatile signed short *)DMA0_Y_MODIFY)
|
235 |
|
|
#define pDMA0_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA0_CURR_DESC_PTR)
|
236 |
|
|
#define pDMA0_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA0_CURR_ADDR)
|
237 |
|
|
#define pDMA0_CURR_X_COUNT ((volatile unsigned short *)DMA0_CURR_X_COUNT)
|
238 |
|
|
#define pDMA0_CURR_Y_COUNT ((volatile unsigned short *)DMA0_CURR_Y_COUNT)
|
239 |
|
|
#define pDMA0_IRQ_STATUS ((volatile unsigned short *)DMA0_IRQ_STATUS)
|
240 |
|
|
#define pDMA0_PERIPHERAL_MAP ((volatile unsigned short *)DMA0_PERIPHERAL_MAP)
|
241 |
|
|
|
242 |
|
|
#define pDMA1_CONFIG ((volatile unsigned short *)DMA1_CONFIG)
|
243 |
|
|
#define pDMA1_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA1_NEXT_DESC_PTR)
|
244 |
|
|
#define pDMA1_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA1_START_ADDR)
|
245 |
|
|
#define pDMA1_X_COUNT ((volatile unsigned short *)DMA1_X_COUNT)
|
246 |
|
|
#define pDMA1_Y_COUNT ((volatile unsigned short *)DMA1_Y_COUNT)
|
247 |
|
|
#define pDMA1_X_MODIFY ((volatile signed short *)DMA1_X_MODIFY)
|
248 |
|
|
#define pDMA1_Y_MODIFY ((volatile signed short *)DMA1_Y_MODIFY)
|
249 |
|
|
#define pDMA1_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA1_CURR_DESC_PTR)
|
250 |
|
|
#define pDMA1_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA1_CURR_ADDR)
|
251 |
|
|
#define pDMA1_CURR_X_COUNT ((volatile unsigned short *)DMA1_CURR_X_COUNT)
|
252 |
|
|
#define pDMA1_CURR_Y_COUNT ((volatile unsigned short *)DMA1_CURR_Y_COUNT)
|
253 |
|
|
#define pDMA1_IRQ_STATUS ((volatile unsigned short *)DMA1_IRQ_STATUS)
|
254 |
|
|
#define pDMA1_PERIPHERAL_MAP ((volatile unsigned short *)DMA1_PERIPHERAL_MAP)
|
255 |
|
|
|
256 |
|
|
#define pDMA2_CONFIG ((volatile unsigned short *)DMA2_CONFIG)
|
257 |
|
|
#define pDMA2_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA2_NEXT_DESC_PTR)
|
258 |
|
|
#define pDMA2_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA2_START_ADDR)
|
259 |
|
|
#define pDMA2_X_COUNT ((volatile unsigned short *)DMA2_X_COUNT)
|
260 |
|
|
#define pDMA2_Y_COUNT ((volatile unsigned short *)DMA2_Y_COUNT)
|
261 |
|
|
#define pDMA2_X_MODIFY ((volatile signed short *)DMA2_X_MODIFY)
|
262 |
|
|
#define pDMA2_Y_MODIFY ((volatile signed short *)DMA2_Y_MODIFY)
|
263 |
|
|
#define pDMA2_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA2_CURR_DESC_PTR)
|
264 |
|
|
#define pDMA2_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA2_CURR_ADDR)
|
265 |
|
|
#define pDMA2_CURR_X_COUNT ((volatile unsigned short *)DMA2_CURR_X_COUNT)
|
266 |
|
|
#define pDMA2_CURR_Y_COUNT ((volatile unsigned short *)DMA2_CURR_Y_COUNT)
|
267 |
|
|
#define pDMA2_IRQ_STATUS ((volatile unsigned short *)DMA2_IRQ_STATUS)
|
268 |
|
|
#define pDMA2_PERIPHERAL_MAP ((volatile unsigned short *)DMA2_PERIPHERAL_MAP)
|
269 |
|
|
|
270 |
|
|
#define pDMA3_CONFIG ((volatile unsigned short *)DMA3_CONFIG)
|
271 |
|
|
#define pDMA3_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA3_NEXT_DESC_PTR)
|
272 |
|
|
#define pDMA3_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA3_START_ADDR)
|
273 |
|
|
#define pDMA3_X_COUNT ((volatile unsigned short *)DMA3_X_COUNT)
|
274 |
|
|
#define pDMA3_Y_COUNT ((volatile unsigned short *)DMA3_Y_COUNT)
|
275 |
|
|
#define pDMA3_X_MODIFY ((volatile signed short *)DMA3_X_MODIFY)
|
276 |
|
|
#define pDMA3_Y_MODIFY ((volatile signed short *)DMA3_Y_MODIFY)
|
277 |
|
|
#define pDMA3_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA3_CURR_DESC_PTR)
|
278 |
|
|
#define pDMA3_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA3_CURR_ADDR)
|
279 |
|
|
#define pDMA3_CURR_X_COUNT ((volatile unsigned short *)DMA3_CURR_X_COUNT)
|
280 |
|
|
#define pDMA3_CURR_Y_COUNT ((volatile unsigned short *)DMA3_CURR_Y_COUNT)
|
281 |
|
|
#define pDMA3_IRQ_STATUS ((volatile unsigned short *)DMA3_IRQ_STATUS)
|
282 |
|
|
#define pDMA3_PERIPHERAL_MAP ((volatile unsigned short *)DMA3_PERIPHERAL_MAP)
|
283 |
|
|
|
284 |
|
|
#define pDMA4_CONFIG ((volatile unsigned short *)DMA4_CONFIG)
|
285 |
|
|
#define pDMA4_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA4_NEXT_DESC_PTR)
|
286 |
|
|
#define pDMA4_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA4_START_ADDR)
|
287 |
|
|
#define pDMA4_X_COUNT ((volatile unsigned short *)DMA4_X_COUNT)
|
288 |
|
|
#define pDMA4_Y_COUNT ((volatile unsigned short *)DMA4_Y_COUNT)
|
289 |
|
|
#define pDMA4_X_MODIFY ((volatile signed short *)DMA4_X_MODIFY)
|
290 |
|
|
#define pDMA4_Y_MODIFY ((volatile signed short *)DMA4_Y_MODIFY)
|
291 |
|
|
#define pDMA4_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA4_CURR_DESC_PTR)
|
292 |
|
|
#define pDMA4_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA4_CURR_ADDR)
|
293 |
|
|
#define pDMA4_CURR_X_COUNT ((volatile unsigned short *)DMA4_CURR_X_COUNT)
|
294 |
|
|
#define pDMA4_CURR_Y_COUNT ((volatile unsigned short *)DMA4_CURR_Y_COUNT)
|
295 |
|
|
#define pDMA4_IRQ_STATUS ((volatile unsigned short *)DMA4_IRQ_STATUS)
|
296 |
|
|
#define pDMA4_PERIPHERAL_MAP ((volatile unsigned short *)DMA4_PERIPHERAL_MAP)
|
297 |
|
|
|
298 |
|
|
#define pDMA5_CONFIG ((volatile unsigned short *)DMA5_CONFIG)
|
299 |
|
|
#define pDMA5_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA5_NEXT_DESC_PTR)
|
300 |
|
|
#define pDMA5_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA5_START_ADDR)
|
301 |
|
|
#define pDMA5_X_COUNT ((volatile unsigned short *)DMA5_X_COUNT)
|
302 |
|
|
#define pDMA5_Y_COUNT ((volatile unsigned short *)DMA5_Y_COUNT)
|
303 |
|
|
#define pDMA5_X_MODIFY ((volatile signed short *)DMA5_X_MODIFY)
|
304 |
|
|
#define pDMA5_Y_MODIFY ((volatile signed short *)DMA5_Y_MODIFY)
|
305 |
|
|
#define pDMA5_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA5_CURR_DESC_PTR)
|
306 |
|
|
#define pDMA5_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA5_CURR_ADDR)
|
307 |
|
|
#define pDMA5_CURR_X_COUNT ((volatile unsigned short *)DMA5_CURR_X_COUNT)
|
308 |
|
|
#define pDMA5_CURR_Y_COUNT ((volatile unsigned short *)DMA5_CURR_Y_COUNT)
|
309 |
|
|
#define pDMA5_IRQ_STATUS ((volatile unsigned short *)DMA5_IRQ_STATUS)
|
310 |
|
|
#define pDMA5_PERIPHERAL_MAP ((volatile unsigned short *)DMA5_PERIPHERAL_MAP)
|
311 |
|
|
|
312 |
|
|
#define pDMA6_CONFIG ((volatile unsigned short *)DMA6_CONFIG)
|
313 |
|
|
#define pDMA6_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA6_NEXT_DESC_PTR)
|
314 |
|
|
#define pDMA6_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA6_START_ADDR)
|
315 |
|
|
#define pDMA6_X_COUNT ((volatile unsigned short *)DMA6_X_COUNT)
|
316 |
|
|
#define pDMA6_Y_COUNT ((volatile unsigned short *)DMA6_Y_COUNT)
|
317 |
|
|
#define pDMA6_X_MODIFY ((volatile signed short *)DMA6_X_MODIFY)
|
318 |
|
|
#define pDMA6_Y_MODIFY ((volatile signed short *)DMA6_Y_MODIFY)
|
319 |
|
|
#define pDMA6_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA6_CURR_DESC_PTR)
|
320 |
|
|
#define pDMA6_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA6_CURR_ADDR)
|
321 |
|
|
#define pDMA6_CURR_X_COUNT ((volatile unsigned short *)DMA6_CURR_X_COUNT)
|
322 |
|
|
#define pDMA6_CURR_Y_COUNT ((volatile unsigned short *)DMA6_CURR_Y_COUNT)
|
323 |
|
|
#define pDMA6_IRQ_STATUS ((volatile unsigned short *)DMA6_IRQ_STATUS)
|
324 |
|
|
#define pDMA6_PERIPHERAL_MAP ((volatile unsigned short *)DMA6_PERIPHERAL_MAP)
|
325 |
|
|
|
326 |
|
|
#define pDMA7_CONFIG ((volatile unsigned short *)DMA7_CONFIG)
|
327 |
|
|
#define pDMA7_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA7_NEXT_DESC_PTR)
|
328 |
|
|
#define pDMA7_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA7_START_ADDR)
|
329 |
|
|
#define pDMA7_X_COUNT ((volatile unsigned short *)DMA7_X_COUNT)
|
330 |
|
|
#define pDMA7_Y_COUNT ((volatile unsigned short *)DMA7_Y_COUNT)
|
331 |
|
|
#define pDMA7_X_MODIFY ((volatile signed short *)DMA7_X_MODIFY)
|
332 |
|
|
#define pDMA7_Y_MODIFY ((volatile signed short *)DMA7_Y_MODIFY)
|
333 |
|
|
#define pDMA7_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR DMA7_CURR_DESC_PTR)
|
334 |
|
|
#define pDMA7_CURR_ADDR (_PTR_TO_VOL_VOID_PTR DMA7_CURR_ADDR)
|
335 |
|
|
#define pDMA7_CURR_X_COUNT ((volatile unsigned short *)DMA7_CURR_X_COUNT)
|
336 |
|
|
#define pDMA7_CURR_Y_COUNT ((volatile unsigned short *)DMA7_CURR_Y_COUNT)
|
337 |
|
|
#define pDMA7_IRQ_STATUS ((volatile unsigned short *)DMA7_IRQ_STATUS)
|
338 |
|
|
#define pDMA7_PERIPHERAL_MAP ((volatile unsigned short *)DMA7_PERIPHERAL_MAP)
|
339 |
|
|
|
340 |
|
|
#define pMDMA_D1_CONFIG ((volatile unsigned short *)MDMA_D1_CONFIG)
|
341 |
|
|
#define pMDMA_D1_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR MDMA_D1_NEXT_DESC_PTR)
|
342 |
|
|
#define pMDMA_D1_START_ADDR (_PTR_TO_VOL_VOID_PTR MDMA_D1_START_ADDR)
|
343 |
|
|
#define pMDMA_D1_X_COUNT ((volatile unsigned short *)MDMA_D1_X_COUNT)
|
344 |
|
|
#define pMDMA_D1_Y_COUNT ((volatile unsigned short *)MDMA_D1_Y_COUNT)
|
345 |
|
|
#define pMDMA_D1_X_MODIFY ((volatile signed short *)MDMA_D1_X_MODIFY)
|
346 |
|
|
#define pMDMA_D1_Y_MODIFY ((volatile signed short *)MDMA_D1_Y_MODIFY)
|
347 |
|
|
#define pMDMA_D1_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR MDMA_D1_CURR_DESC_PTR)
|
348 |
|
|
#define pMDMA_D1_CURR_ADDR (_PTR_TO_VOL_VOID_PTR MDMA_D1_CURR_ADDR)
|
349 |
|
|
#define pMDMA_D1_CURR_X_COUNT ((volatile unsigned short *)MDMA_D1_CURR_X_COUNT)
|
350 |
|
|
#define pMDMA_D1_CURR_Y_COUNT ((volatile unsigned short *)MDMA_D1_CURR_Y_COUNT)
|
351 |
|
|
#define pMDMA_D1_IRQ_STATUS ((volatile unsigned short *)MDMA_D1_IRQ_STATUS)
|
352 |
|
|
#define pMDMA_D1_PERIPHERAL_MAP ((volatile unsigned short *)MDMA_D1_PERIPHERAL_MAP)
|
353 |
|
|
|
354 |
|
|
#define pMDMA_S1_CONFIG ((volatile unsigned short *)MDMA_S1_CONFIG)
|
355 |
|
|
#define pMDMA_S1_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR MDMA_S1_NEXT_DESC_PTR)
|
356 |
|
|
#define pMDMA_S1_START_ADDR (_PTR_TO_VOL_VOID_PTR MDMA_S1_START_ADDR)
|
357 |
|
|
#define pMDMA_S1_X_COUNT ((volatile unsigned short *)MDMA_S1_X_COUNT)
|
358 |
|
|
#define pMDMA_S1_Y_COUNT ((volatile unsigned short *)MDMA_S1_Y_COUNT)
|
359 |
|
|
#define pMDMA_S1_X_MODIFY ((volatile signed short *)MDMA_S1_X_MODIFY)
|
360 |
|
|
#define pMDMA_S1_Y_MODIFY ((volatile signed short *)MDMA_S1_Y_MODIFY)
|
361 |
|
|
#define pMDMA_S1_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR MDMA_S1_CURR_DESC_PTR)
|
362 |
|
|
#define pMDMA_S1_CURR_ADDR (_PTR_TO_VOL_VOID_PTR MDMA_S1_CURR_ADDR)
|
363 |
|
|
#define pMDMA_S1_CURR_X_COUNT ((volatile unsigned short *)MDMA_S1_CURR_X_COUNT)
|
364 |
|
|
#define pMDMA_S1_CURR_Y_COUNT ((volatile unsigned short *)MDMA_S1_CURR_Y_COUNT)
|
365 |
|
|
#define pMDMA_S1_IRQ_STATUS ((volatile unsigned short *)MDMA_S1_IRQ_STATUS)
|
366 |
|
|
#define pMDMA_S1_PERIPHERAL_MAP ((volatile unsigned short *)MDMA_S1_PERIPHERAL_MAP)
|
367 |
|
|
|
368 |
|
|
#define pMDMA_D0_CONFIG ((volatile unsigned short *)MDMA_D0_CONFIG)
|
369 |
|
|
#define pMDMA_D0_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR MDMA_D0_NEXT_DESC_PTR)
|
370 |
|
|
#define pMDMA_D0_START_ADDR (_PTR_TO_VOL_VOID_PTR MDMA_D0_START_ADDR)
|
371 |
|
|
#define pMDMA_D0_X_COUNT ((volatile unsigned short *)MDMA_D0_X_COUNT)
|
372 |
|
|
#define pMDMA_D0_Y_COUNT ((volatile unsigned short *)MDMA_D0_Y_COUNT)
|
373 |
|
|
#define pMDMA_D0_X_MODIFY ((volatile signed short *)MDMA_D0_X_MODIFY)
|
374 |
|
|
#define pMDMA_D0_Y_MODIFY ((volatile signed short *)MDMA_D0_Y_MODIFY)
|
375 |
|
|
#define pMDMA_D0_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR MDMA_D0_CURR_DESC_PTR)
|
376 |
|
|
#define pMDMA_D0_CURR_ADDR (_PTR_TO_VOL_VOID_PTR MDMA_D0_CURR_ADDR)
|
377 |
|
|
#define pMDMA_D0_CURR_X_COUNT ((volatile unsigned short *)MDMA_D0_CURR_X_COUNT)
|
378 |
|
|
#define pMDMA_D0_CURR_Y_COUNT ((volatile unsigned short *)MDMA_D0_CURR_Y_COUNT)
|
379 |
|
|
#define pMDMA_D0_IRQ_STATUS ((volatile unsigned short *)MDMA_D0_IRQ_STATUS)
|
380 |
|
|
#define pMDMA_D0_PERIPHERAL_MAP ((volatile unsigned short *)MDMA_D0_PERIPHERAL_MAP)
|
381 |
|
|
|
382 |
|
|
#define pMDMA_S0_CONFIG ((volatile unsigned short *)MDMA_S0_CONFIG)
|
383 |
|
|
#define pMDMA_S0_NEXT_DESC_PTR (_PTR_TO_VOL_VOID_PTR MDMA_S0_NEXT_DESC_PTR)
|
384 |
|
|
#define pMDMA_S0_START_ADDR (_PTR_TO_VOL_VOID_PTR MDMA_S0_START_ADDR)
|
385 |
|
|
#define pMDMA_S0_X_COUNT ((volatile unsigned short *)MDMA_S0_X_COUNT)
|
386 |
|
|
#define pMDMA_S0_Y_COUNT ((volatile unsigned short *)MDMA_S0_Y_COUNT)
|
387 |
|
|
#define pMDMA_S0_X_MODIFY ((volatile signed short *)MDMA_S0_X_MODIFY)
|
388 |
|
|
#define pMDMA_S0_Y_MODIFY ((volatile signed short *)MDMA_S0_Y_MODIFY)
|
389 |
|
|
#define pMDMA_S0_CURR_DESC_PTR (_PTR_TO_VOL_VOID_PTR MDMA_S0_CURR_DESC_PTR)
|
390 |
|
|
#define pMDMA_S0_CURR_ADDR (_PTR_TO_VOL_VOID_PTR MDMA_S0_CURR_ADDR)
|
391 |
|
|
#define pMDMA_S0_CURR_X_COUNT ((volatile unsigned short *)MDMA_S0_CURR_X_COUNT)
|
392 |
|
|
#define pMDMA_S0_CURR_Y_COUNT ((volatile unsigned short *)MDMA_S0_CURR_Y_COUNT)
|
393 |
|
|
#define pMDMA_S0_IRQ_STATUS ((volatile unsigned short *)MDMA_S0_IRQ_STATUS)
|
394 |
|
|
#define pMDMA_S0_PERIPHERAL_MAP ((volatile unsigned short *)MDMA_S0_PERIPHERAL_MAP)
|
395 |
|
|
|
396 |
|
|
|
397 |
|
|
|
398 |
|
|
/* Parallel Peripheral Interface (PPI) */
|
399 |
|
|
#define pPPI_CONTROL ((volatile unsigned short *)PPI_CONTROL)
|
400 |
|
|
#define pPPI_STATUS ((volatile unsigned short *)PPI_STATUS)
|
401 |
|
|
#define pPPI_COUNT ((volatile unsigned short *)PPI_COUNT)
|
402 |
|
|
#define pPPI_DELAY ((volatile unsigned short *)PPI_DELAY)
|
403 |
|
|
#define pPPI_FRAME ((volatile unsigned short *)PPI_FRAME)
|
404 |
|
|
|
405 |
|
|
#endif /* _CDEF_BF532_H */
|