OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [newlib-1.17.0/] [libgloss/] [m68k/] [cpu32bug.h] - Blame information for rev 148

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 148 jeremybenn
/*
2
 * These constants are for the M68332BCC's boot monitor.  They
3
 * are used with a TRAP 15 call to access the monitor's I/O routines.
4
 * they must be in the word following the trap call.
5
 */
6
        INCHR=0X0
7
        INSTAT=0X1
8
        INLN=0X2
9
        READSTR=0X3
10
        READLN=0X4
11
        CHKBRK=0X5
12
 
13
        OUTCHR=0X20
14
        OUTSTR=0X21
15
        OUTLN=0X22
16
        WRITE=0X23
17
        WRITELN=0X24
18
        WRITDLN=0X25
19
        PCRLF=0X26
20
        ERASELN=0X27
21
        WRITD=0X28
22
        SNDBRK=0X29
23
 
24
        TM_INI=0X40
25
        TM_STR0=0X41
26
        TM_RD=0X42
27
        DELAY=0X43
28
 
29
        RETURN=0X63
30
        BINDEC=0X64
31
 
32
        CHANGEV=0X67
33
        STRCMP=0X68
34
        MULU32=0X69
35
        DIVU32=0X6A

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.