OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [newlib-1.17.0/] [newlib/] [libc/] [machine/] [arm/] [machine/] [endian.h] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 148 jeremybenn
/* ARM configuration file */
2
 
3
#ifndef _MACHINE_ENDIAN_H
4
# define _MACHINE_ENDIAN_H
5
 
6
#ifdef __ARMEB__
7
#define BYTE_ORDER BIG_ENDIAN
8
#else
9
#define BYTE_ORDER LITTLE_ENDIAN
10
#endif
11
 
12
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.