OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [newlib-1.17.0/] [newlib/] [libc/] [machine/] [h8300/] [setarch.h] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 148 jeremybenn
#ifdef __H8300H__
2
#ifdef __NORMAL_MODE__
3
        .h8300hn
4
#else
5
        .h8300h
6
#endif
7
#endif
8
#ifdef __H8300S__
9
#ifdef __NORMAL_MODE__
10
        .h8300sn
11
#else
12
        .h8300s
13
#endif
14
#endif
15
#ifdef __H8300SX__
16
#ifdef __NORMAL_MODE__
17
        .h8300sxn
18
#else
19
        .h8300sx
20
#endif
21
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.