OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [newlib-1.17.0/] [newlib/] [libc/] [machine/] [spu/] [spu_timer_stop.c] - Blame information for rev 148

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 148 jeremybenn
/*
2
(C) Copyright IBM Corp. 2008
3
 
4
All rights reserved.
5
 
6
Redistribution and use in source and binary forms, with or without
7
modification, are permitted provided that the following conditions are met:
8
 
9
* Redistributions of source code must retain the above copyright notice,
10
this list of conditions and the following disclaimer.
11
* Redistributions in binary form must reproduce the above copyright
12
notice, this list of conditions and the following disclaimer in the
13
documentation and/or other materials provided with the distribution.
14
* Neither the name of IBM nor the names of its contributors may be
15
used to endorse or promote products derived from this software without
16
specific prior written permission.
17
 
18
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
19
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
21
ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
22
LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
23
CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
24
SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
25
INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
26
CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
27
ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
28
POSSIBILITY OF SUCH DAMAGE.
29
*/
30
 
31
/* SPU timer stop library service.  */
32
#include <spu_timer.h>
33
#include "spu_timer_internal.h"
34
 
35
/* Stop a timer.  Moves it from either the active or handled list to the
36
   stopped list. Returns 0 on sucess, timer was successfully stopped.
37
   Returns <0 - Failure:
38
    * SPU_TIMER_ERR_NOT_ACTIVE - timer was not active
39
    * SPU_TIMER_ERR_INVALID_ID - invalid timer id
40
    * SPU_TIMER_ERR_NOCLOCK    -  spu clock is not running  */
41
int
42
spu_timer_stop (int id)
43
{
44
  spu_timer_t *t, **pn;
45
  unsigned was_enabled;
46
 
47
  if (id < 0 || id >= SPU_TIMER_NTIMERS)
48
    return SPU_TIMER_ERR_INVALID_ID;
49
 
50
  if (__spu_clock_startcnt == 0)
51
    return SPU_TIMER_ERR_NOCLOCK;
52
 
53
 
54
  /* Free or stopped states.  */
55
  if (__spu_timers[id].state == SPU_TIMER_ACTIVE ||
56
      __spu_timers[id].state == SPU_TIMER_HANDLED)
57
    {
58
      was_enabled = spu_readch (SPU_RdMachStat) & 0x1;
59
      spu_idisable ();
60
 
61
      /* Timer is on either active list or handled list.  */
62
      t = (__spu_timers[id].state == SPU_TIMER_ACTIVE)
63
        ? __spu_timers_active : __spu_timers_handled;
64
 
65
      pn = (__spu_timers[id].state == SPU_TIMER_ACTIVE)
66
        ? &__spu_timers_active : &__spu_timers_handled;
67
 
68
      while (t && t->id != id)
69
        {
70
          pn = &t->next;
71
          t = t->next;
72
        }
73
#ifdef SPU_TIMER_DEBUG
74
      if (!t)
75
        ABORT (); /* Internal error.  */
76
#endif
77
      /* Fix timeout of next timer and decrementer if we were at the head of
78
         the active list.  */
79
      if (t->next)
80
        {
81
          t->next->tmout += t->tmout;
82
          if (__spu_timers_active == t)
83
            __reset_spu_decr (t->next->tmout);
84
        }
85
      else
86
        __reset_spu_decr (CLOCK_START_VALUE);
87
 
88
      *pn = t->next; /* Update this elements to pointer.  */
89
      t->next = __spu_timers_stopped;
90
      __spu_timers_stopped = t;
91
 
92
      __spu_timers[id].state = SPU_TIMER_STOPPED;
93
 
94
      if (__likely (was_enabled))
95
        spu_ienable ();
96
 
97
      return 0;
98
    }
99
 
100
  return SPU_TIMER_ERR_NOT_ACTIVE;
101
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.