OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arc/] [warn.s] - Blame information for rev 156

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
; Test ARC specific assembler warnings
2
;
3
; { dg-do assemble { target arc-*-* } }
4
 
5
        b.d foo
6
        mov r0,256      ; { dg-warning "8 byte instruction in delay slot" "8 byte instruction in delay slot" }
7
 
8
        j.d foo         ; { dg-warning "8 byte jump instruction with delay slot" "8 byte jump instruction with delay slot" }
9
        mov r0,r1
10
 
11
foo:
12
.extCoreRegister roscreg,45,r,can_shortcut
13
.extCoreRegister woscreg,46,w,can_shortcut
14
        .section .text
15
         add    r0,woscreg,r1   ; { dg-warning "Error: attempt to read writeonly register" }
16
         add    roscreg,r1,r2   ; { dg-warning "Error: attempt to set readonly register" }

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.