URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arm/] [arm3.d] - Blame information for rev 156

Details | Compare with Previous | View Log


# name: ARM 3 instructions
# as: -mcpu=arm3
# objdump: -dr --prefix-addresses --show-raw-insn
 
.*: +file format .*arm.*
 
Disassembly of section .text:
0+0 <[^>]*> e1080091 ?      swp     r0, r1, \[r8\]
0+4 <[^>]*> e1423093 ?      swpb    r3, r3, \[r2\]
0+8 <[^>]*> a1454091 ?      swpbge  r4, r1, \[r5\]
0+c <[^>]*> e1a00000 ?      nop                     \(mov r0,r0\)

Line No.	Rev	Author	Line
1	38	julius	`# name: ARM 3 instructions`
2			`# as: -mcpu=arm3`
3			`# objdump: -dr --prefix-addresses --show-raw-insn`
4
5			`.: +file format .arm.*`
6
7			`Disassembly of section .text:`
8			`0+0 <[^>]*> e1080091 ? swp r0, r1, \[r8\]`
9			`0+4 <[^>]*> e1423093 ? swpb r3, r3, \[r2\]`
10			`0+8 <[^>]*> a1454091 ? swpbge r4, r1, \[r5\]`
11			`0+c <[^>]*> e1a00000 ? nop \(mov r0,r0\)`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arm/] [arm3.d] - Blame information for rev 156