OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arm/] [arm6.d] - Blame information for rev 156

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
# name: ARM 6 instructions
2
# as: -mcpu=arm6
3
# objdump: -dr --prefix-addresses --show-raw-insn
4
 
5
.*: +file format .*arm.*
6
 
7
Disassembly of section .text:
8
0+00 <[^>]+> e10f8000 ?     mrs     r8, CPSR
9
0+04 <[^>]+> e14f2000 ?     mrs     r2, SPSR
10
0+08 <[^>]+> e129f001 ?     msr     CPSR_fc, r1
11
0+0c <[^>]+> 1328f20f ?     msrne   CPSR_f, #-268435456     ; 0xf0000000
12
0+10 <[^>]+> e168f008 ?     msr     SPSR_f, r8
13
0+14 <[^>]+> e169f009 ?     msr     SPSR_fc, r9
14
0+18 <[^>]+> e10f8000 ?     mrs     r8, CPSR
15
0+1c <[^>]+> e14f2000 ?     mrs     r2, SPSR
16
0+20 <[^>]+> e129f001 ?     msr     CPSR_fc, r1
17
0+24 <[^>]+> 1328f20f ?     msrne   CPSR_f, #-268435456     ; 0xf0000000
18
0+28 <[^>]+> e168f008 ?     msr     SPSR_f, r8
19
0+2c <[^>]+> e169f009 ?     msr     SPSR_fc, r9

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.