OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arm/] [ldconst.d] - Blame information for rev 156

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#objdump: -dr --prefix-addresses --show-raw-insn
2
#name: ARM ldr with immediate constant
3
#as: -mcpu=arm7m -EL
4
 
5
.*: +file format .*arm.*
6
 
7
Disassembly of section .text:
8
0+00 <[^>]*> e3a00000 ?     mov     r0, #0  ; 0x0
9
0+04 <[^>]*> e3a004ff ?     mov     r0, #-16777216  ; 0xff000000
10
0+08 <[^>]*> e3e00000 ?     mvn     r0, #0  ; 0x0
11
0+0c <[^>]*> e51f0004 ?     ldr     r0, \[pc, #-4\] ; 0+10 <[^>]*>
12
0+10 <[^>]*> 0fff0000 ?     .*
13
0+14 <[^>]*> e3a0e000 ?     mov     lr, #0  ; 0x0
14
0+18 <[^>]*> e3a0e8ff ?     mov     lr, #16711680   ; 0xff0000
15
0+1c <[^>]*> e3e0e8ff ?     mvn     lr, #16711680   ; 0xff0000
16
0+20 <[^>]*> e51fe004 ?     ldr     lr, \[pc, #-4\] ; 0+24 <[^>]*>
17
0+24 <[^>]*> 00fff000 ?     .*
18
0+28 <[^>]*> 03a00000 ?     moveq   r0, #0  ; 0x0
19
0+2c <[^>]*> 03a00cff ?     moveq   r0, #65280      ; 0xff00
20
0+30 <[^>]*> 03e00cff ?     mvneq   r0, #65280      ; 0xff00
21
0+34 <[^>]*> 051f0004 ?     ldreq   r0, \[pc, #-4\] ; 0+38 <[^>]*>
22
0+38 <[^>]*> 000fff00 ?     .*
23
0+3c <[^>]*> 43a0b000 ?     movmi   fp, #0  ; 0x0
24
0+40 <[^>]*> 43a0b0ff ?     movmi   fp, #255        ; 0xff
25
0+44 <[^>]*> 43e0b0ff ?     mvnmi   fp, #255        ; 0xff
26
0+48 <[^>]*> 451fb004 ?     ldrmi   fp, \[pc, #-4\] ; 0+4c <[^>]*>
27
0+4c <[^>]*> 0000fff0 ?     .*

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.