OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arm/] [pic.d] - Blame information for rev 156

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#objdump: -dr --prefix-addresses --show-raw-insn
2
#name: PIC
3
# This test is only valid on ELF based ports.
4
#not-target: *-*-*coff *-*-pe *-*-wince *-*-*aout* *-*-netbsd *-*-riscix*
5
# VxWorks needs a special variant of this file.
6
#skip: *-*-vxworks*
7
 
8
# Test generation of PIC
9
 
10
.*: +file format .*arm.*
11
 
12
Disassembly of section .text:
13
00+0 <[^>]*> eb......       bl      00+. <[^>]*>
14
                        0: R_ARM_(PC24|CALL)    foo.*
15
00+4 <[^>]*> eb......       bl      0[0123456789abcdef]+ <[^>]*>
16
                        4: R_ARM_PLT32  foo
17
        \.\.\.
18
                        8: R_ARM_ABS32  sym
19
                        c: R_ARM_GOT32  sym
20
                        10: R_ARM_GOTOFF32      sym
21
                        14: R_ARM_GOTPC _GLOBAL_OFFSET_TABLE_
22
                        18: R_ARM_TARGET1       foo2
23
                        1c: R_ARM_SBREL32       foo3
24
                        20: R_ARM_TARGET2       foo4

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.