OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arm/] [pic_vxworks.d] - Blame information for rev 156

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#objdump: -dr --prefix-addresses --show-raw-insn
2
#name: PIC
3
#source: pic.s
4
#not-skip: *-*-vxworks*
5
 
6
# Test generation of PIC
7
 
8
.*: +file format .*arm.*
9
 
10
Disassembly of section .text:
11
00+0 <[^>]*> eb000000       bl      .*
12
                        0: R_ARM_PC24   foo\+0xfffffff8
13
00+4 <[^>]*> eb000000       bl      .*
14
                        4: R_ARM_PLT32  foo\+0xfffffff8
15
        \.\.\.
16
                        8: R_ARM_ABS32  sym
17
                        c: R_ARM_GOT32  sym
18
                        10: R_ARM_GOTOFF32      sym
19
                        14: R_ARM_GOTPC _GLOBAL_OFFSET_TABLE_
20
                        18: R_ARM_TARGET1       foo2
21
                        1c: R_ARM_SBREL32       foo3
22
                        20: R_ARM_TARGET2       foo4

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.