OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arm/] [svc.d] - Blame information for rev 156

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
# name: SWI/SVC instructions
2
# objdump: -dr --prefix-addresses --show-raw-insn
3
 
4
.*: +file format .*arm.*
5
 
6
Disassembly of section \.text:
7
0+000 <[^>]+> ef123456      (swi|svc)       0x00123456
8
0+004 <[^>]+> ef876543      (swi|svc)       0x00876543
9
0+008 <[^>]+> ef123456      (swi|svc)       0x00123456
10
0+00c <[^>]+> ef876543      (swi|svc)       0x00876543
11
0+010 <[^>]+> df5a          (swi|svc)       90
12
0+012 <[^>]+> dfa5          (swi|svc)       165
13
0+014 <[^>]+> df5a          (swi|svc)       90
14
0+016 <[^>]+> dfa5          (swi|svc)       165

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.