OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arm/] [thumbv6.d] - Blame information for rev 156

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#name: THUMB V6 instructions
2
#as: -march=armv6j -mthumb
3
#objdump: -dr --prefix-addresses --show-raw-insn -M force-thumb
4
 
5
.*: +file format .*arm.*
6
 
7
Disassembly of section .text:
8
0+000 <[^>]*> b666 *        cpsie   ai
9
0+002 <[^>]*> b675 *        cpsid   af
10
0+004 <[^>]*> 4623 *        mov     r3, r4
11
0+006 <[^>]*> ba3a *        rev     r2, r7
12
0+008 <[^>]*> ba4d *        rev16   r5, r1
13
0+00a <[^>]*> baf3 *        revsh   r3, r6
14
0+00c <[^>]*> b658 *        setend  be
15
0+00e <[^>]*> b650 *        setend  le
16
0+010 <[^>]*> b208 *        sxth    r0, r1
17
0+012 <[^>]*> b251 *        sxtb    r1, r2
18
0+014 <[^>]*> b2a3 *        uxth    r3, r4
19
0+016 <[^>]*> b2f5 *        uxtb    r5, r6
20
0+018 <[^>]*> 46c0 *        nop[    ]+\(mov r8, r8\)
21
0+01a <[^>]*> 46c0 *        nop[    ]+\(mov r8, r8\)
22
0+01c <[^>]*> 46c0 *        nop[    ]+\(mov r8, r8\)
23
0+01e <[^>]*> 46c0 *        nop[    ]+\(mov r8, r8\)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.