OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [arm/] [xscale.s] - Blame information for rev 156

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius 
        .text
2 
        .global foo
3 
foo:
4 
        mia     acc0, r0, r1
5 
        mialt   acc0, r14, r13
6 
 
7 
        miaph   acc0, r2, r4
8 
        miaphne acc0, r5, r6
9 
 
10 
        miaBB   acc0, r7, r8
11 
        miaBT   acc0, r9, r10
12 
        miaTB   acc0, r12, r11
13 
        miaTT   acc0, r0, r0
14 
 
15 
        mar     acc0, r1, r1
16 
        margt   acc0, r2, r12
17 
 
18 
        mra     r3, r4, acc0
19 
        mra     r5, r8, acc0
20 
 
21 
        pld     [r0]
22 
        pld     [r1, #0x789]
23 
        pld     [r2, r3]
24 
        pld     [r4, -r5, lsl #5]
25 
 
26 
        ldrd    r0, [r1]
27 
        ldreqd  r2, [r3, #0x78]
28 
        ldrltd  r4, [r5, -r6]
29 
        strd    r8, [r10,#-0x89]!
30 
        strald  r0, [r12, +r13]!
31 
        strlod  r2, [r14], #+0x010
32 
        strvcd  r4, [r6], r8
33 
 
34 
        ldr     r0, [r1]
35 
        str     r2, [r3]
36 
 
37 
        msr     cpsr_ctl, #0x11
38 
 
39 
        # Add two nop instructions to ensure that the
40 
        # output is 32-byte aligned as required for arm-aout.
41 
        nop
42 
        nop

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.