OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [cr16/] [lsh_test.d] - Blame information for rev 156

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#as:
2
#objdump:  -dr
3
#name:  lsh_test
4
 
5
.*: +file format .*
6
 
7
Disassembly of section .text:
8
 
9
00000000 
:
10
   0:   71 40           ashub   \$7:s,r1
11
   2:   91 09           lshb    \$-7:s,r1
12
   4:   41 40           ashub   \$4:s,r1
13
   6:   c1 09           lshb    \$-4:s,r1
14
   8:   81 09           lshb    \$-8:s,r1
15
   a:   31 40           ashub   \$3:s,r1
16
   c:   d1 09           lshb    \$-3:s,r1
17
   e:   21 44           lshb    r2,r1
18
  10:   34 44           lshb    r3,r4
19
  12:   56 44           lshb    r5,r6
20
  14:   8a 44           lshb    r8,r10
21
  16:   71 42           ashuw   \$7:s,r1
22
  18:   91 49           lshw    \$-7:s,r1
23
  1a:   41 42           ashuw   \$4:s,r1
24
  1c:   c1 49           lshw    \$-4:s,r1
25
  1e:   81 42           ashuw   \$8:s,r1
26
  20:   81 49           lshw    \$-8:s,r1
27
  22:   31 42           ashuw   \$3:s,r1
28
  24:   d1 49           lshw    \$-3:s,r1
29
  26:   21 46           lshw    r2,r1
30
  28:   34 46           lshw    r3,r4
31
  2a:   56 46           lshw    r5,r6
32
  2c:   8a 46           lshw    r8,r10
33
  2e:   72 4c           ashud   \$7:s,\(r3,r2\)
34
  30:   92 4b           lshd    \$-7:s,\(r3,r2\)
35
  32:   82 4c           ashud   \$8:s,\(r3,r2\)
36
  34:   82 4b           lshd    \$-8:s,\(r3,r2\)
37
  36:   42 4c           ashud   \$4:s,\(r3,r2\)
38
  38:   c2 4b           lshd    \$-4:s,\(r3,r2\)
39
  3a:   c2 4c           ashud   \$12:s,\(r3,r2\)
40
  3c:   42 4b           lshd    \$-12:s,\(r3,r2\)
41
  3e:   31 4c           ashud   \$3:s,\(r2,r1\)
42
  40:   d1 4b           lshd    \$-3:s,\(r2,r1\)
43
  42:   41 47           lshd    r4,\(r2,r1\)
44
  44:   51 47           lshd    r5,\(r2,r1\)
45
  46:   61 47           lshd    r6,\(r2,r1\)
46
  48:   81 47           lshd    r8,\(r2,r1\)
47
  4a:   11 47           lshd    r1,\(r2,r1\)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.