OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [cr16/] [mul_test.d] - Blame information for rev 156

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius 
#as:
2 
#objdump:  -dr
3 
#name:  mul_test
4 
 
5 
.*: +file format .*
6 
 
7 
Disassembly of section .text:
8 
 
9 
00000000 
:
10 
   0:   f1 64           mulb    \$0xf:s,r1
11 
   2:   b2 64 ff 00     mulb    \$0xff:m,r2
12 
   6:   b1 64 ff 0f     mulb    \$0xfff:m,r1
13 
   a:   b1 64 14 00     mulb    \$0x14:m,r1
14 
   e:   a2 64           mulb    \$0xa:s,r2
15 
  10:   12 65           mulb    r1,r2
16 
  12:   23 65           mulb    r2,r3
17 
  14:   34 65           mulb    r3,r4
18 
  16:   56 65           mulb    r5,r6
19 
  18:   67 65           mulb    r6,r7
20 
  1a:   78 65           mulb    r7,r8
21 
  1c:   f1 66           mulw    \$0xf:s,r1
22 
  1e:   b2 66 ff 00     mulw    \$0xff:m,r2
23 
  22:   b1 66 ff 0f     mulw    \$0xfff:m,r1
24 
  26:   b1 66 14 00     mulw    \$0x14:m,r1
25 
  2a:   a2 66           mulw    \$0xa:s,r2
26 
  2c:   12 67           mulw    r1,r2
27 
  2e:   23 67           mulw    r2,r3
28 
  30:   34 67           mulw    r3,r4
29 
  32:   56 67           mulw    r5,r6
30 
  34:   67 67           mulw    r6,r7
31 
  36:   78 67           mulw    r7,r8
32 
  38:   12 0b           mulsb   r1,r2
33 
  3a:   34 0b           mulsb   r3,r4
34 
  3c:   56 0b           mulsb   r5,r6
35 
  3e:   78 0b           mulsb   r7,r8
36 
  40:   9a 0b           mulsb   r9,r10
37 
  42:   12 62           mulsw   r1,\(r3,r2\)
38 
  44:   33 62           mulsw   r3,\(r4,r3\)
39 
  46:   55 62           mulsw   r5,\(r6,r5\)
40 
  48:   77 62           mulsw   r7,\(r8,r7\)
41 
  4a:   98 62           mulsw   r9,\(r9,r8\)
42 
  4c:   14 00 12 d2     macqw   r1,r2,\(r3,r2\)
43 
  50:   14 00 45 d4     macqw   r4,r5,\(r5,r4\)
44 
  54:   14 00 12 e2     macuw   r1,r2,\(r3,r2\)
45 
  58:   14 00 45 e7     macuw   r4,r5,\(r8,r7\)
46 
  5c:   14 00 12 f2     macsw   r1,r2,\(r3,r2\)
47 
  60:   14 00 45 f6     macsw   r4,r5,\(r7,r6\)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.