OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [d30v/] [bittest.l] - Blame information for rev 156

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius 
.*: Assembler messages:
2 
.*: Warning: Swapping instruction order
3 
.*: Warning: Executing btst in IU in reverse serial may not work
4 
.*: Warning: Executing bclr in IU may not work in parallel execution
5 
.*: Warning: Executing bset in IU may not work
6 
.*: Warning: Swapping instruction order
7 
GAS LISTING .*
8 
 
9 
 
10 
   1                    # bittest.s
11 
   2                    #
12 
   3                    # Bit operation instructions \(BCLR, BNOT, BSET, BTST\) should not be placed in IU.
13 
   4                    # If the user specifically indicates they should be in the IU, GAS will
14 
   5                    # generate warnings. The reason why this is not an error is that those instructions
15 
   6                    # will fail in IU only occasionally. Thus GAS should pack them in MU for
16 
   7                    # safety, and it just needs to draw attention when a violation is given.
17 
   8
18 
   9
19 
  10 0000 00F00000              nop -> ldw R1, @\(R2,R3\)
20 
  10      84401083
21 
  11 0008 04406144              nop || ldw R6, @\(R5,R4\)
22 
.*  Warning:Swapping instruction order
23 
  11      00F00000
24 
  12
25 
  13 0010 00F00000              nop -> BSET R1, R2, R3
26 
  13      82201083
27 
  14 0018 80F00000              nop <- BTST F1, R2, R3
28 
.*  Warning:Executing btst in IU in reverse serial may not work
29 
  14      02001083
30 
  15 0020 00F00000              nop || BCLR R1, R2, R3
31 
.*  Warning:Executing bclr in IU may not work in parallel execution
32 
  15      02301083
33 
  16 0028 00F00000              nop -> BNOT R1, R2, R3
34 
  16      82101083
35 
  17 0030 02101083              BNOT r1, r2, r3 -> nop
36 
  17      80F00000
37 
  18
38 
  19 0038 047C0105              bset r1, r2, r3 || moddec r4, 5
39 
.*  Warning:Swapping instruction order
40 
  19      02201083
41 
  20
42 
  21                            bset r1, r2, r3
43 
  22 0040 02201083              moddec r4, 5
44 
  22      847C0105
45 
  23
46 
  24                            bset r1, r2, r3
47 
  25 0048 02201083              joinll r4, r5, r6
48 
  25      88C04146
49 
  26
50 
  27                            joinll r4, r5, r6
51 
  28 0050 08C04146              bset r1, r2, r3
52 
  28      82201083

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.