OpenCores

URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [i386/] [compat-intel.d] - Blame information for rev 156

Details | Compare with Previous | View Log

Line No.	Rev	Author	Line
1	38	julius	`#as: -mmnemonic=att`
2			`#objdump: -d -Mintel-mnemonic`
3			`#name: i386 float Intel mnemonic`
4			`#source: compat.s`
5
6			`.: +file format .`
7
8			`Disassembly of section .text:`
9
10			`0+ <.text>:`
11			`[ ]*[a-f0-9]+: dc e3 fsubr st\(3\),st`
12			`[ ]*[a-f0-9]+: de e1 fsubrp st\(1\),st`
13			`[ ]*[a-f0-9]+: de e3 fsubrp st\(3\),st`
14			`[ ]*[a-f0-9]+: de e3 fsubrp st\(3\),st`
15			`[ ]*[a-f0-9]+: dc eb fsub st\(3\),st`
16			`[ ]*[a-f0-9]+: de e9 fsubp st\(1\),st`
17			`[ ]*[a-f0-9]+: de eb fsubp st\(3\),st`
18			`[ ]*[a-f0-9]+: de eb fsubp st\(3\),st`
19			`[ ]*[a-f0-9]+: dc f3 fdivr st\(3\),st`
20			`[ ]*[a-f0-9]+: de f1 fdivrp st\(1\),st`
21			`[ ]*[a-f0-9]+: de f3 fdivrp st\(3\),st`
22			`[ ]*[a-f0-9]+: de f3 fdivrp st\(3\),st`
23			`[ ]*[a-f0-9]+: dc fb fdiv st\(3\),st`
24			`[ ]*[a-f0-9]+: de f9 fdivp st\(1\),st`
25			`[ ]*[a-f0-9]+: de fb fdivp st\(3\),st`
26			`[ ]*[a-f0-9]+: de fb fdivp st\(3\),st`
27			`#pass`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.