OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [i386/] [reloc64.d] - Blame information for rev 156

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#objdump: -Drw
2
#name: x86-64 relocs
3
 
4
.*: +file format .*x86-64.*
5
 
6
Disassembly of section \.text:
7
#...
8
.*[     ]+R_X86_64_64[  ]+xtrn
9
.*[     ]+R_X86_64_32S[         ]+xtrn
10
.*[     ]+R_X86_64_32[  ]+xtrn
11
.*[     ]+R_X86_64_16[  ]+xtrn
12
.*[     ]+R_X86_64_8[   ]+xtrn
13
.*[     ]+R_X86_64_32S[         ]+xtrn
14
.*[     ]+R_X86_64_32[  ]+xtrn
15
.*[     ]+R_X86_64_PC64[        ]+xtrn\+0x0*2
16
.*[     ]+R_X86_64_PC32[        ]+xtrn\+0x0*2
17
.*[     ]+R_X86_64_PC16[        ]+xtrn\+0x0*2
18
.*[     ]+R_X86_64_PC8[         ]+xtrn\+0x0*1
19
.*[     ]+R_X86_64_PC32[        ]+xtrn\+0xf+c
20
.*[     ]+R_X86_64_PC32[        ]+xtrn\+0xf+c
21
.*[     ]+R_X86_64_PC32[        ]+xtrn\+0xf+c
22
.*[     ]+R_X86_64_PC8[         ]+xtrn\+0xf+f
23
.*[     ]+R_X86_64_GOT64[       ]+xtrn
24
.*[     ]+R_X86_64_GOT32[       ]+xtrn
25
.*[     ]+R_X86_64_GOT32[       ]+xtrn
26
.*[     ]+R_X86_64_GOTOFF64[    ]+xtrn
27
.*[     ]+R_X86_64_GOTPCREL[    ]+xtrn
28
.*[     ]+R_X86_64_GOTPCREL[    ]+xtrn
29
.*[     ]+R_X86_64_GOTPCREL[    ]+xtrn\+0xf+c
30
.*[     ]+R_X86_64_GOTPC32[     ]+_GLOBAL_OFFSET_TABLE_\+0x0*2
31
.*[     ]+R_X86_64_GOTPC32[     ]+_GLOBAL_OFFSET_TABLE_\+0xf+c
32
.*[     ]+R_X86_64_GOTPC32[     ]+_GLOBAL_OFFSET_TABLE_\+0xf+c
33
.*[     ]+R_X86_64_GOTPC32[     ]+_GLOBAL_OFFSET_TABLE_\+0x0*2
34
.*[     ]+R_X86_64_PLT32[       ]+xtrn
35
.*[     ]+R_X86_64_PLT32[       ]+xtrn
36
.*[     ]+R_X86_64_PLT32[       ]+xtrn\+0xf+c
37
.*[     ]+R_X86_64_TLSGD[       ]+xtrn
38
.*[     ]+R_X86_64_TLSGD[       ]+xtrn
39
.*[     ]+R_X86_64_TLSGD[       ]+xtrn\+0xf+c
40
.*[     ]+R_X86_64_GOTTPOFF[    ]+xtrn
41
.*[     ]+R_X86_64_GOTTPOFF[    ]+xtrn
42
.*[     ]+R_X86_64_GOTTPOFF[    ]+xtrn\+0xf+c
43
.*[     ]+R_X86_64_TLSLD[       ]+xtrn
44
.*[     ]+R_X86_64_TLSLD[       ]+xtrn
45
.*[     ]+R_X86_64_TLSLD[       ]+xtrn\+0xf+c
46
.*[     ]+R_X86_64_DTPOFF64[    ]+xtrn
47
.*[     ]+R_X86_64_DTPOFF32[    ]+xtrn
48
.*[     ]+R_X86_64_DTPOFF32[    ]+xtrn
49
.*[     ]+R_X86_64_TPOFF64[     ]+xtrn
50
.*[     ]+R_X86_64_TPOFF32[     ]+xtrn
51
.*[     ]+R_X86_64_TPOFF32[     ]+xtrn
52
.*[     ]+R_X86_64_TPOFF32[     ]+xtrn
53
Disassembly of section \.data:
54
#...
55
.*[     ]+R_X86_64_64[  ]+xtrn
56
.*[     ]+R_X86_64_PC64[        ]+xtrn
57
.*[     ]+R_X86_64_GOT64[       ]+xtrn
58
.*[     ]+R_X86_64_GOTOFF64[    ]+xtrn
59
.*[     ]+R_X86_64_GOTPCREL64[  ]+xtrn
60
.*[     ]+R_X86_64_DTPOFF64[    ]+xtrn
61
.*[     ]+R_X86_64_TPOFF64[     ]+xtrn
62
.*[     ]+R_X86_64_32[  ]+xtrn
63
.*[     ]+R_X86_64_PC32[        ]+xtrn
64
.*[     ]+R_X86_64_GOT32[       ]+xtrn
65
.*[     ]+R_X86_64_GOTPCREL[    ]+xtrn
66
.*[     ]+R_X86_64_GOTPC32[     ]+_GLOBAL_OFFSET_TABLE_
67
.*[     ]+R_X86_64_GOTPC32[     ]+_GLOBAL_OFFSET_TABLE_
68
.*[     ]+R_X86_64_PLT32[       ]+xtrn
69
.*[     ]+R_X86_64_TLSGD[       ]+xtrn
70
.*[     ]+R_X86_64_GOTTPOFF[    ]+xtrn
71
.*[     ]+R_X86_64_TLSLD[       ]+xtrn
72
.*[     ]+R_X86_64_DTPOFF32[    ]+xtrn
73
.*[     ]+R_X86_64_TPOFF32[     ]+xtrn
74
.*[     ]+R_X86_64_32S[         ]+xtrn
75
.*[     ]+R_X86_64_PC32[        ]+xtrn
76
.*[     ]+R_X86_64_GOT32[       ]+xtrn
77
.*[     ]+R_X86_64_GOTPCREL[    ]+xtrn
78
.*[     ]+R_X86_64_GOTPC32[     ]+_GLOBAL_OFFSET_TABLE_
79
.*[     ]+R_X86_64_GOTPC32[     ]+_GLOBAL_OFFSET_TABLE_
80
.*[     ]+R_X86_64_PLT32[       ]+xtrn
81
.*[     ]+R_X86_64_TLSGD[       ]+xtrn
82
.*[     ]+R_X86_64_GOTTPOFF[    ]+xtrn
83
.*[     ]+R_X86_64_TLSLD[       ]+xtrn
84
.*[     ]+R_X86_64_DTPOFF32[    ]+xtrn
85
.*[     ]+R_X86_64_TPOFF32[     ]+xtrn
86
.*[     ]+R_X86_64_16[  ]+xtrn
87
.*[     ]+R_X86_64_PC16[        ]+xtrn
88
.*[     ]+R_X86_64_8[   ]+xtrn
89
.*[     ]+R_X86_64_PC8[         ]+xtrn

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.