OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [i386/] [svme64.d] - Blame information for rev 448

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#as: --defsym __amd64__=1
2
#objdump: -dw
3
#name: 64-bit SVME
4
#source: svme.s
5
 
6
.*: +file format .*
7
 
8
Disassembly of section .text:
9
 
10
0+000 :
11
[        ]*[0-9a-f]+:[   ]+0f 01 dd[     ]+clgi[         ]*
12
[        ]*[0-9a-f]+:[   ]+0f 01 df[     ]+invlpga[      ]*
13
[        ]*[0-9a-f]+:[   ]+0f 01 de[     ]+skinit[       ]*
14
[        ]*[0-9a-f]+:[   ]+0f 01 dc[     ]+stgi[         ]*
15
[        ]*[0-9a-f]+:[   ]+0f 01 da[     ]+vmload[       ]*
16
[        ]*[0-9a-f]+:[   ]+0f 01 d9[     ]+vmmcall[      ]*
17
[        ]*[0-9a-f]+:[   ]+0f 01 d8[     ]+vmrun[        ]*
18
[        ]*[0-9a-f]+:[   ]+0f 01 db[     ]+vmsave[       ]*
19
[0-9a-f]+ :
20
[        ]*[0-9a-f]+:[   ]+0f 01 df[     ]+invlpga[      ]*
21
[        ]*[0-9a-f]+:[   ]+0f 01 da[     ]+vmload[       ]*
22
[        ]*[0-9a-f]+:[   ]+0f 01 d8[     ]+vmrun[        ]*
23
[        ]*[0-9a-f]+:[   ]+0f 01 db[     ]+vmsave[       ]*
24
[0-9a-f]+ :
25
[        ]*[0-9a-f]+:[   ]+0f 01 de[     ]+skinit[       ]*
26
[        ]*[0-9a-f]+:[   ]+67 0f 01 df[  ]+addr32 invlpga[       ]
27
[        ]*[0-9a-f]+:[   ]+67 0f 01 da[  ]+addr32 vmload[        ]
28
[        ]*[0-9a-f]+:[   ]+67 0f 01 d8[  ]+addr32 vmrun[         ]
29
[        ]*[0-9a-f]+:[   ]+67 0f 01 db[  ]+addr32 vmsave[        ]
30
[0-9a-f]+ :
31
[        ]*[0-9a-f]+:[   ]+0f 01 df[     ]+invlpga[      ]*
32
[        ]*[0-9a-f]+:[   ]+0f 01 da[     ]+vmload[       ]*
33
[        ]*[0-9a-f]+:[   ]+0f 01 d8[     ]+vmrun[        ]*
34
[        ]*[0-9a-f]+:[   ]+0f 01 db[     ]+vmsave[       ]*
35
[0-9a-f]+ :
36
[        ]*[0-9a-f]+:[   ]+0f 01 de[     ]+skinit[       ]*
37
[        ]*[0-9a-f]+:[   ]+67 0f 01 df[  ]+addr32 invlpga[       ]
38
[        ]*[0-9a-f]+:[   ]+67 0f 01 da[  ]+addr32 vmload[        ]
39
[        ]*[0-9a-f]+:[   ]+67 0f 01 d8[  ]+addr32 vmrun[         ]
40
[        ]*[0-9a-f]+:[   ]+67 0f 01 db[  ]+addr32 vmsave[        ]
41
#pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.