OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [i386/] [x86-64-reg.s] - Blame information for rev 156

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
# Check 64bit instructions with one register operand
2
 
3
        .text
4
_start:
5
psrlw $2, %mm6
6
psrlw $2, %xmm10
7
psraw $2, %mm6
8
psraw $2, %xmm10
9
psllw $2, %mm6
10
psllw $2, %xmm10
11
psrld $2, %mm6
12
psrld $2, %xmm10
13
psrad $2, %mm6
14
psrad $2, %xmm10
15
pslld $2, %mm6
16
pslld $2, %xmm10
17
psrlq $2, %mm6
18
psrlq $2, %xmm10
19
psrldq $2, %xmm10
20
psllq $2, %mm6
21
psllq $2, %xmm10
22
pslldq $2, %xmm10
23
 
24
.intel_syntax noprefix
25
psrlw mm6, 2
26
psrlw xmm2, 2
27
psraw mm6, 2
28
psraw xmm2, 2
29
psllw mm6, 2
30
psllw xmm2, 2
31
psrld mm6, 2
32
psrld xmm2, 2
33
psrad mm6, 2
34
psrad xmm2, 2
35
pslld mm6, 2
36
pslld xmm2, 2
37
psrlq mm6, 2
38
psrlq xmm2, 2
39
psrldq xmm2, 2
40
psllq mm6, 2
41
psllq xmm2, 2
42
pslldq xmm2, 2
43
 
44
.p2align 4,0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.