OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [m32r/] [fslot.d] - Blame information for rev 202

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius 
#as:
2 
#objdump: -dr
3 
#name: fslot
4 
 
5 
.*: +file format .*
6 
 
7 
Disassembly of section .text:
8 
 
9 
0+0 :
10 
 *0:    7e 00 f0 00     bl 0  \|\| nop
11 
 *4:    60 08 f0 00     ldi r0,[#]*8 \|\| nop
12 
 
13 
0+8 :
14 
 *8:    7e 00 f0 00     bl 8  \|\| nop
15 
 *c:    60 08 f0 00     ldi r0,[#]*8 \|\| nop
16 
 
17 
0+10 :
18 
 *10:   7f 00 f0 00     bra 10  \|\| nop
19 
 *14:   60 08 f0 00     ldi r0,[#]*8 \|\| nop
20 
 
21 
0+18 :
22 
 *18:   7f 00 f0 00     bra 18  \|\| nop
23 
 *1c:   60 08 f0 00     ldi r0,[#]*8 \|\| nop
24 
 
25 
0+20 :
26 
 *20:   1e c0 f0 00     jl r0 \|\| nop
27 
 *24:   60 08 f0 00     ldi r0,[#]*8 \|\| nop
28 
 
29 
0+28 :
30 
 *28:   10 f4 f0 00     trap [#]*0x4 \|\| nop
31 
 *2c:   60 08 f0 00     ldi r0,[#]*8 \|\| nop

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.