OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [m32r/] [pic2.d] - Blame information for rev 156

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius 
#objdump: -dr
2 
#name: pic2
3 
 
4 
.*: +file format .*
5 
 
6 
Disassembly of section .text:
7 
 
8 
0+0000 :
9 
   0:   7e 01 f0 00     bl 4  \|\| nop
10 
   4:   ec 00 00 00     ld24 r12,0
11 
                        4: R_M32R_GOTPC24       _GLOBAL_OFFSET_TABLE_
12 
   8:   0c ae f0 00     add r12,lr \|\| nop
13 
 
14 
0+000c :
15 
   c:   7e 01 f0 00     bl 10  \|\| nop
16 
  10:   dc c0 00 00     seth r12,[#]0x0
17 
                        10: R_M32R_GOTPC_HI_SLO _GLOBAL_OFFSET_TABLE_
18 
  14:   8c ac 00 00     add3 r12,r12,[#]0
19 
                        14: R_M32R_GOTPC_LO     _GLOBAL_OFFSET_TABLE_\+0x4
20 
  18:   0c ae f0 00     add r12,lr \|\| nop
21 
 
22 
0+001c :
23 
  1c:   7e 01 f0 00     bl 20  \|\| nop
24 
  20:   dc c0 00 00     seth r12,[#]0x0
25 
                        20: R_M32R_GOTPC_HI_ULO _GLOBAL_OFFSET_TABLE_
26 
  24:   8c ec 00 00     or3 r12,r12,[#]0x0
27 
                        24: R_M32R_GOTPC_LO     _GLOBAL_OFFSET_TABLE_\+0x4
28 
  28:   0c ae f0 00     add r12,lr \|\| nop
29 
 
30 
0+002c :
31 
  2c:   e0 00 00 00     ld24 r0,0
32 
                        2c: R_M32R_GOTOFF       sym
33 
 
34 
0+0030 :
35 
  30:   dc c0 00 00     seth r12,[#]0x0
36 
                        30: R_M32R_GOT16_HI_SLO sym2
37 
  34:   8c ac 00 00     add3 r12,r12,[#]0
38 
                        34: R_M32R_GOT16_LO     sym2
39 
  38:   dc c0 00 00     seth r12,[#]0x0
40 
                        38: R_M32R_GOTOFF_HI_ULO        sym2
41 
  3c:   8c ec 00 00     or3 r12,r12,[#]0x0
42 
                        3c: R_M32R_GOT16_LO     sym2
43 
 
44 
0+0040 :
45 
  40:   fe 00 00 00     bl 40
46 
                        40: R_M32R_26_PLTREL    func
47 
 
48 
0+0044 :
49 
  44:   e0 00 00 00     ld24 r0,0
50 
                        44: R_M32R_GOTOFF       .text\+0x44
51 
  48:   d0 c0 00 00     seth r0,[#]0x0
52 
                        48: R_M32R_GOTOFF_HI_SLO        .text\+0x44
53 
  4c:   80 a0 00 00     add3 r0,r0,[#]0
54 
                        4c: R_M32R_GOTOFF_LO    .text\+0x44
55 
  50:   d0 c0 00 00     seth r0,[#]0x0
56 
                        50: R_M32R_GOTOFF_HI_ULO        .text\+0x44
57 
  54:   80 e0 00 00     or3 r0,r0,[#]0x0
58 
                        54: R_M32R_GOTOFF_LO    .text\+0x44

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.