OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [m68k/] [cpu32.d] - Blame information for rev 156

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#name: cpu32
2
#objdump: -d
3
#as: -mcpu32
4
 
5
.*:     file format .*
6
 
7
Disassembly of section .text:
8
 
9
0+ <.text>:
10
[ 0-9a-f]+:     4afa            bgnd
11
[ 0-9a-f]+:     f800 2001       tblub %d0,%d1,%d2
12
[ 0-9a-f]+:     f800 2041       tbluw %d0,%d1,%d2
13
[ 0-9a-f]+:     f800 2081       tblul %d0,%d1,%d2
14
[ 0-9a-f]+:     f800 2401       tblunb %d0,%d1,%d2
15
[ 0-9a-f]+:     f800 2441       tblunw %d0,%d1,%d2
16
[ 0-9a-f]+:     f800 2481       tblunl %d0,%d1,%d2
17
[ 0-9a-f]+:     f800 2801       tblsb %d0,%d1,%d2
18
[ 0-9a-f]+:     f800 2841       tblsw %d0,%d1,%d2
19
[ 0-9a-f]+:     f800 2881       tblsl %d0,%d1,%d2
20
[ 0-9a-f]+:     f800 2c01       tblsnb %d0,%d1,%d2
21
[ 0-9a-f]+:     f800 2c41       tblsnw %d0,%d1,%d2
22
[ 0-9a-f]+:     f800 2c81       tblsnl %d0,%d1,%d2
23
[ 0-9a-f]+:     f810 1100       tblub %a0@,%d1
24
[ 0-9a-f]+:     f810 1140       tbluw %a0@,%d1
25
[ 0-9a-f]+:     f810 1180       tblul %a0@,%d1
26
[ 0-9a-f]+:     f810 1500       tblunb %a0@,%d1
27
[ 0-9a-f]+:     f810 1540       tblunw %a0@,%d1
28
[ 0-9a-f]+:     f810 1580       tblunl %a0@,%d1
29
[ 0-9a-f]+:     f810 1900       tblsb %a0@,%d1
30
[ 0-9a-f]+:     f810 1940       tblsw %a0@,%d1
31
[ 0-9a-f]+:     f810 1980       tblsl %a0@,%d1
32
[ 0-9a-f]+:     f810 1d00       tblsnb %a0@,%d1
33
[ 0-9a-f]+:     f810 1d40       tblsnw %a0@,%d1
34
[ 0-9a-f]+:     f810 1d80       tblsnl %a0@,%d1
35
#...

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.