OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [mips/] [mips-abi32-pic2.d] - Blame information for rev 156

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#objdump: -d -mmips:8000 -r --prefix-addresses --show-raw-insn
2
#as: -march=8000 -EB -mabi=32 -KPIC
3
#name: MIPS -mabi=32 test 2 (SVR4 PIC)
4
 
5
.*: +file format.*
6
 
7
Disassembly of section \.text:
8
0+000 <[^>]*> 3c1c0000      lui     gp,0x0
9
                        0: R_MIPS_HI16  _gp_disp
10
0+004 <[^>]*> 279c0000      addiu   gp,gp,0
11
                        4: R_MIPS_LO16  _gp_disp
12
0+008 <[^>]*> 0399e021      addu    gp,gp,t9
13
0+00c <[^>]*> afbc0008      sw      gp,8\(sp\)
14
0+010 <[^>]*> 8f990000      lw      t9,0\(gp\)
15
                        10: R_MIPS_GOT16        \.text
16
0+014 <[^>]*> 273900cc      addiu   t9,t9,204
17
                        14: R_MIPS_LO16 \.text
18
0+018 <[^>]*> 0320f809      jalr    t9
19
0+01c <[^>]*> 00000000      nop
20
0+020 <[^>]*> 8fbc0008      lw      gp,8\(sp\)
21
0+024 <[^>]*> 00000000      nop
22
0+028 <[^>]*> 0320f809      jalr    t9
23
0+02c <[^>]*> 00000000      nop
24
0+030 <[^>]*> 8fbc0008      lw      gp,8\(sp\)
25
0+034 <[^>]*> 3c1c0000      lui     gp,0x0
26
                        34: R_MIPS_HI16 _gp_disp
27
0+038 <[^>]*> 279c0000      addiu   gp,gp,0
28
                        38: R_MIPS_LO16 _gp_disp
29
0+03c <[^>]*> 0399e021      addu    gp,gp,t9
30
0+040 <[^>]*> 3c010001      lui     at,0x1
31
0+044 <[^>]*> 003d0821      addu    at,at,sp
32
0+048 <[^>]*> ac3c8000      sw      gp,-32768\(at\)
33
0+04c <[^>]*> 8f990000      lw      t9,0\(gp\)
34
                        4c: R_MIPS_GOT16        \.text
35
0+050 <[^>]*> 273900cc      addiu   t9,t9,204
36
                        50: R_MIPS_LO16 \.text
37
0+054 <[^>]*> 0320f809      jalr    t9
38
0+058 <[^>]*> 00000000      nop
39
0+05c <[^>]*> 3c010001      lui     at,0x1
40
0+060 <[^>]*> 003d0821      addu    at,at,sp
41
0+064 <[^>]*> 8c3c8000      lw      gp,-32768\(at\)
42
0+068 <[^>]*> 00000000      nop
43
0+06c <[^>]*> 0320f809      jalr    t9
44
0+070 <[^>]*> 00000000      nop
45
0+074 <[^>]*> 3c010001      lui     at,0x1
46
0+078 <[^>]*> 003d0821      addu    at,at,sp
47
0+07c <[^>]*> 8c3c8000      lw      gp,-32768\(at\)
48
0+080 <[^>]*> 3c1c0000      lui     gp,0x0
49
                        80: R_MIPS_HI16 _gp_disp
50
0+084 <[^>]*> 279c0000      addiu   gp,gp,0
51
                        84: R_MIPS_LO16 _gp_disp
52
0+088 <[^>]*> 0399e021      addu    gp,gp,t9
53
0+08c <[^>]*> 3c010001      lui     at,0x1
54
0+090 <[^>]*> 003d0821      addu    at,at,sp
55
0+094 <[^>]*> ac3c0000      sw      gp,0\(at\)
56
0+098 <[^>]*> 8f990000      lw      t9,0\(gp\)
57
                        98: R_MIPS_GOT16        \.text
58
0+09c <[^>]*> 273900cc      addiu   t9,t9,204
59
                        9c: R_MIPS_LO16 \.text
60
0+0a0 <[^>]*> 0320f809      jalr    t9
61
0+0a4 <[^>]*> 00000000      nop
62
0+0a8 <[^>]*> 3c010001      lui     at,0x1
63
0+0ac <[^>]*> 003d0821      addu    at,at,sp
64
0+0b0 <[^>]*> 8c3c0000      lw      gp,0\(at\)
65
0+0b4 <[^>]*> 00000000      nop
66
0+0b8 <[^>]*> 0320f809      jalr    t9
67
0+0bc <[^>]*> 00000000      nop
68
0+0c0 <[^>]*> 3c010001      lui     at,0x1
69
0+0c4 <[^>]*> 003d0821      addu    at,at,sp
70
0+0c8 <[^>]*> 8c3c0000      lw      gp,0\(at\)
71
        \.\.\.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.