OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [mn10300/] [am33_6.s] - Blame information for rev 156

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
        .text
2
        .am33
3
        add_add r4,r1,r2,r3
4
        add_add r4,r1,2,r3
5
        add_sub r4,r1,r2,r3
6
        add_sub r4,r1,2,r3
7
        add_cmp r4,r1,r2,r3
8
        add_cmp r4,r1,2,r3
9
        add_mov r4,r1,r2,r3
10
        add_mov r4,r1,2,r3
11
        add_asr r4,r1,r2,r3
12
        add_asr r4,r1,2,r3
13
        add_lsr r4,r1,r2,r3
14
        add_lsr r4,r1,2,r3
15
        add_asl r4,r1,r2,r3
16
        add_asl r4,r1,2,r3
17
        cmp_add r4,r1,r2,r3
18
        cmp_add r4,r1,2,r3
19
        cmp_sub r4,r1,r2,r3
20
        cmp_sub r4,r1,2,r3
21
        cmp_mov r4,r1,r2,r3
22
        cmp_mov r4,r1,2,r3
23
        cmp_asr r4,r1,r2,r3
24
        cmp_asr r4,r1,2,r3
25
        cmp_lsr r4,r1,r2,r3
26
        cmp_lsr r4,r1,2,r3
27
        cmp_asl r4,r1,r2,r3
28
        cmp_asl r4,r1,2,r3
29
        sub_add r4,r1,r2,r3
30
        sub_add r4,r1,2,r3
31
        sub_sub r4,r1,r2,r3
32
        sub_sub r4,r1,2,r3
33
        sub_cmp r4,r1,r2,r3
34
        sub_cmp r4,r1,2,r3
35
        sub_mov r4,r1,r2,r3
36
        sub_mov r4,r1,2,r3
37
        sub_asr r4,r1,r2,r3
38
        sub_asr r4,r1,2,r3
39
        sub_lsr r4,r1,r2,r3
40
        sub_lsr r4,r1,2,r3
41
        sub_asl r4,r1,r2,r3
42
        sub_asl r4,r1,2,r3
43
        mov_add r4,r1,r2,r3
44
        mov_add r4,r1,2,r3
45
        mov_sub r4,r1,r2,r3
46
        mov_sub r4,r1,2,r3
47
        mov_cmp r4,r1,r2,r3
48
        mov_cmp r4,r1,2,r3
49
        mov_mov r4,r1,r2,r3
50
        mov_mov r4,r1,2,r3
51
        mov_asr r4,r1,r2,r3
52
        mov_asr r4,r1,2,r3
53
        mov_lsr r4,r1,r2,r3
54
        mov_lsr r4,r1,2,r3
55
        mov_asl r4,r1,r2,r3
56
        mov_asl r4,r1,2,r3
57
        add_add 4,r1,r2,r3
58
        add_add 4,r1,2,r3
59
        add_sub 4,r1,r2,r3
60
        add_sub 4,r1,2,r3
61
        add_cmp 4,r1,r2,r3
62
        add_cmp 4,r1,2,r3
63
        add_mov 4,r1,r2,r3
64
        add_mov 4,r1,2,r3
65
        add_asr 4,r1,r2,r3
66
        add_asr 4,r1,2,r3
67
        add_lsr 4,r1,r2,r3
68
        add_lsr 4,r1,2,r3
69
        add_asl 4,r1,r2,r3
70
        add_asl 4,r1,2,r3

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.