OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [mn10300/] [am33_8.s] - Blame information for rev 202

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
        .text
2
        .am33
3
        xor_add r4,r1,r2,r3
4
        xor_add r4,r1,2,r3
5
        xor_sub r4,r1,r2,r3
6
        xor_sub r4,r1,2,r3
7
        xor_cmp r4,r1,r2,r3
8
        xor_cmp r4,r1,2,r3
9
        xor_mov r4,r1,r2,r3
10
        xor_mov r4,r1,2,r3
11
        xor_asr r4,r1,r2,r3
12
        xor_asr r4,r1,2,r3
13
        xor_lsr r4,r1,r2,r3
14
        xor_lsr r4,r1,2,r3
15
        xor_asl r4,r1,r2,r3
16
        xor_asl r4,r1,2,r3
17
        swhw_add r4,r1,r2,r3
18
        swhw_add r4,r1,2,r3
19
        swhw_sub r4,r1,r2,r3
20
        swhw_sub r4,r1,2,r3
21
        swhw_cmp r4,r1,r2,r3
22
        swhw_cmp r4,r1,2,r3
23
        swhw_mov r4,r1,r2,r3
24
        swhw_mov r4,r1,2,r3
25
        swhw_asr r4,r1,r2,r3
26
        swhw_asr r4,r1,2,r3
27
        swhw_lsr r4,r1,r2,r3
28
        swhw_lsr r4,r1,2,r3
29
        swhw_asl r4,r1,r2,r3
30
        swhw_asl r4,r1,2,r3
31
        or_add r4,r1,r2,r3
32
        or_add r4,r1,2,r3
33
        or_sub r4,r1,r2,r3
34
        or_sub r4,r1,2,r3
35
        or_cmp r4,r1,r2,r3
36
        or_cmp r4,r1,2,r3
37
        or_mov r4,r1,r2,r3
38
        or_mov r4,r1,2,r3
39
        or_asr r4,r1,r2,r3
40
        or_asr r4,r1,2,r3
41
        or_lsr r4,r1,r2,r3
42
        or_lsr r4,r1,2,r3
43
        or_asl r4,r1,r2,r3
44
        or_asl r4,r1,2,r3
45
        sat16_add r4,r1,r2,r3
46
        sat16_add r4,r1,2,r3
47
        sat16_sub r4,r1,r2,r3
48
        sat16_sub r4,r1,2,r3
49
        sat16_cmp r4,r1,r2,r3
50
        sat16_cmp r4,r1,2,r3
51
        sat16_mov r4,r1,r2,r3
52
        sat16_mov r4,r1,2,r3
53
        sat16_asr r4,r1,r2,r3
54
        sat16_asr r4,r1,2,r3
55
        sat16_lsr r4,r1,r2,r3
56
        sat16_lsr r4,r1,2,r3
57
        sat16_asl r4,r1,r2,r3
58
        sat16_asl r4,r1,2,r3
59
        mov_llt (r1+,4),r2
60
        mov_lgt (r1+,4),r2
61
        mov_lge (r1+,4),r2
62
        mov_lle (r1+,4),r2
63
        mov_lcs (r1+,4),r2
64
        mov_lhi (r1+,4),r2
65
        mov_lcc (r1+,4),r2
66
        mov_lls (r1+,4),r2
67
        mov_leq (r1+,4),r2
68
        mov_lne (r1+,4),r2
69
        mov_lra (r1+,4),r2
70
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.